Bitcoin Forum
June 28, 2024, 09:33:10 PM *
News: Latest Bitcoin Core release: 27.0 [Torrent]
 
   Home   Help Search Login Register More  
Pages: [1]
  Print  
Author Topic: Quartus-II Full Version and Altera-FPGA's  (Read 1456 times)
Smack (OP)
Newbie
*
Offline Offline

Activity: 9
Merit: 0


View Profile
May 12, 2013, 04:27:04 AM
 #1

Hello,

     OrphanedGland created a branch off of the Open-Source-Bitcoin-Miner github project that is using Quartus II.  I have a number of things I am trying to test so I created a new project on github.  I know that this is not a branch, depending on what happens with this project I may move it over to the Open-Source-FPGA-Bitcoin-Miner project.  For now, I do not feel it belongs there.

My working project:

https://github.com/FPGASmack/Quartus-II-Altera-FPGA


This is the branch I started with:

https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner/tree/master/projects/VHDL_StratixIV_OrphanedGland


The current dev board I am using is the Terasic DE2-115.  I know that there are projects out there for this board already that are compiled and work, but I want to modify and compile the project and have it work.  This will assist in my understanding of how to use Quartus and the internal process being mapped into the FPGA.


I updated the device to the EP4CE115F29C7

That is the FPGA I have on my DE2-115

I then updated the NUM_CORES to one, because it looks like I can not fit more than one sha(256) in the EP4CE115F29C7 at once.

I imported the pin assignment file that came with the DE2-115

For the PLL clock I double clicked the pll:pll_inst item listed in the project Navigator (on the Hierarchy tab)

I told the wizard to use 50Mhz and 180Mhz.  (I think there is more to this step than I did)

Then I compile the project and after about 30 minutes it is completed.

I push the FPGA image to the board and then try to run the miner application.

I get the following error:
*****************************************************
Request: {"method": "getwork", "params": [], "id":0}

Response:
Errors:
ERROR! Waiting to try again ...
*****************************************************

So the problem is the compiled FPGA image I am creating and pushing to the FPGA does not work.  

If I program the de2-115 with the de2-115-50MHash-FPGAminer version of the compiled de2-115 image on github the miner works.  I just can not get my local copy working.



Thank you,
Smack
  






Smack (OP)
Newbie
*
Offline Offline

Activity: 9
Merit: 0


View Profile
May 13, 2013, 01:02:53 PM
 #2

Anyone?
Pages: [1]
  Print  
 
Jump to:  

Powered by MySQL Powered by PHP Powered by SMF 1.1.19 | SMF © 2006-2009, Simple Machines Valid XHTML 1.0! Valid CSS!