Bitcoin Forum
March 29, 2024, 06:37:17 AM *
News: Latest Bitcoin Core release: 26.0 [Torrent]
 
   Home   Help Search Login Register More  
Pages: [1]
  Print  
Author Topic: Anybody want to start an ASIC research organization?  (Read 2643 times)
colinrgodsey (OP)
Newbie
*
Offline Offline

Activity: 39
Merit: 0



View Profile WWW
April 09, 2012, 07:23:52 PM
 #1

There's a cool ground of people over in europe that make it pretty affordable to do prototype and short-run ASIC chips, in a bunch of different technologies too!

http://www.europractice-ic.com/prototyping.php
http://www.europractice-ic.com/access.php

For about 1100 EUR/year we can get access to the appropriate design tools and simulators. We already have core logic available to us in Verilog format. This would in theory allow us to (slowly) go from Verilog to a chip design....

Anybody wanna pool up for it? Wink
1711694237
Hero Member
*
Offline Offline

Posts: 1711694237

View Profile Personal Message (Offline)

Ignore
1711694237
Reply with quote  #2

1711694237
Report to moderator
1711694237
Hero Member
*
Offline Offline

Posts: 1711694237

View Profile Personal Message (Offline)

Ignore
1711694237
Reply with quote  #2

1711694237
Report to moderator
"I'm sure that in 20 years there will either be very large transaction volume or no volume." -- Satoshi
Advertised sites are not endorsed by the Bitcoin Forum. They may be unsafe, untrustworthy, or illegal in your jurisdiction.
1711694237
Hero Member
*
Offline Offline

Posts: 1711694237

View Profile Personal Message (Offline)

Ignore
1711694237
Reply with quote  #2

1711694237
Report to moderator
1711694237
Hero Member
*
Offline Offline

Posts: 1711694237

View Profile Personal Message (Offline)

Ignore
1711694237
Reply with quote  #2

1711694237
Report to moderator
Inspector 2211
Sr. Member
****
Offline Offline

Activity: 448
Merit: 250



View Profile
April 09, 2012, 08:03:32 PM
 #2

There's a cool ground of people over in europe that make it pretty affordable to do prototype and short-run ASIC chips, in a bunch of different technologies too!

http://www.europractice-ic.com/prototyping.php
http://www.europractice-ic.com/access.php

For about 1100 EUR/year we can get access to the appropriate design tools and simulators. We already have core logic available to us in Verilog format. This would in theory allow us to (slowly) go from Verilog to a chip design....

Anybody wanna pool up for it? Wink

As far as I understand, the front-end design software is not included, only PUBLICLY FUNDED research organizations are eligible to obtain it for a low annual fee.

In other words, any Tom, Dick and Harry may participate in a multi-project wafer run, but only publicly funded research organizations pay a mere 1100 Euros per year for the Synopsys Design Compiler instead of about 100 times as much (or so the rumor goes).

               ▄█▄
            ▄█ ▀█▀
     ▄ ▄███▄▄████▄▀ ▄▄▀▄
    ▀█▄████
██████▀▄█████▀▄▀
   ▄█▀▄
███████████████████▄
 ▄██▀█▀
▀▀▀███▀▀▀█████▄▄▄▀█▀▄
 ▄█▀▀   ▀█
███▀▄████████ █▀█▄▄
██▀  ▀ ▀ ▀
██████████▄   ▄▀▀█▄
     ▀ ▀
  ███▀▀▀▀▀████▌ ▄  ▀
          ████████████▌   █
        █████████████▀
        ▀▀▀██▀▀██▀▀
           ▀▀  ▀▀
BTC-GREEN       ▄▄████████▄▄
    ▄██████████████▄
  ▄██████
██████████████▄
 ▄███
███████████████████▄
▄█████████████████████████▄
██████████████████████████
███████████████████████████
███████████████████████████
▀█████████████████████████▀
 ▀███████████████████████▀
  ▀█████████████████████▀
    ▀█████████████████
       ▀▀█████████▀▀
Ecological Community in the Green Planet
❱❱❱❱❱❱     WHITEPAGE   |   ANN THREAD     ❰❰❰❰❰❰
           ▄███▄▄
       ▄▄█████████▄
      ▄████████████▌
   ▄█████████████▄▄
 ▄████████████████████
███████████████▄
▄████████████████████▀
███████████████████████▀
 ▀▀██████▀██▌██████▀
   ▀██▀▀▀  ██  ▀▀▀▀▀▀
           ██
           ██▌
          ▐███▄
.
colinrgodsey (OP)
Newbie
*
Offline Offline

Activity: 39
Merit: 0



View Profile WWW
April 09, 2012, 08:20:25 PM
 #3

Hmmm, nutz.

Looks like there's a few other places that offer MPW and prototyping stuff:

http://www.asicsystems.com/low-cost-ic-prototypes.htm
http://www.mosis.com

I'll have to actually try to get a quote, but i bet its more expensive =\ At lease there might not be an annual fee..


lame.duck
Legendary
*
Offline Offline

Activity: 1270
Merit: 1000


View Profile
April 09, 2012, 08:49:58 PM
 #4

There is already something like a open source  VLSI flow http://opencircuitdesign.com/ but it's a little confusing when i comes to the cell libraries, there is a statment that the open source libraries are just for benchmarking and may require extra effort to make usable chips from them.

There were also a gate array system 'Occean' from a dutch university, but i am not aware  if these  still in use today.
antirack
Hero Member
*****
Offline Offline

Activity: 489
Merit: 500

Immersionist


View Profile
April 10, 2012, 03:05:48 PM
 #5

At one of the universities here in the city they do submit their designs to Europractice for their ASIC design program.
fergalish
Sr. Member
****
Offline Offline

Activity: 440
Merit: 250


View Profile
April 13, 2012, 01:53:02 PM
 #6

I'll have to actually try to get a quote, but i bet its more expensive =\ At lease there might not be an annual fee..
Keep us posted. If there's enough interest, I'd be interested too.
ElectricMucus
Legendary
*
Offline Offline

Activity: 1666
Merit: 1057


Marketing manager - GO MP


View Profile WWW
April 17, 2012, 03:09:31 PM
 #7

There already is the magic suite, a collection of vlsi design tools, available as FOSS.
http://opencircuitdesign.com/magic/

If people were to team up having enough volume to pay for a set of masks should be possible.
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 980
Merit: 1004


felonious vagrancy, personified


View Profile WWW
April 22, 2012, 09:23:54 PM
 #8


I didn't see any pricing on there for the chips (just for the design kit).  Did you submit a quote request?  What technology generation (90nm, 45nm, etc) and reticle size?

In other words, any Tom, Dick and Harry may participate in a multi-project wafer run, but only publicly funded research organizations pay a mere 1100 Euros per year for the Synopsys Design Compiler instead of about 100 times as much (or so the rumor goes).

You're quite right.  On the other hand, there are still a few people around who know how to do full-custom VLSI.  For something as regular and repetitive as SHA-256 it is possible (though certainly not easy!)

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
Inspector 2211
Sr. Member
****
Offline Offline

Activity: 448
Merit: 250



View Profile
April 23, 2012, 12:23:31 AM
 #9


I didn't see any pricing on there for the chips (just for the design kit).  Did you submit a quote request?  What technology generation (90nm, 45nm, etc) and reticle size?

In other words, any Tom, Dick and Harry may participate in a multi-project wafer run, but only publicly funded research organizations pay a mere 1100 Euros per year for the Synopsys Design Compiler instead of about 100 times as much (or so the rumor goes).

You're quite right.  On the other hand, there are still a few people around who know how to do full-custom VLSI.  For something as regular and repetitive as SHA-256 it is possible (though certainly not easy!)

Upon someone's suggestion, I have been looking into eASIC. I have a buddy who is a professional ASIC designer, and he says that eASIC has an excellent reputation. On April 28th, less than a week from today, they will officially release their 28 nm design flow (on the 28th, geddit?). That said, right now I don't have the money for such a venture. A year from now - different story.

               ▄█▄
            ▄█ ▀█▀
     ▄ ▄███▄▄████▄▀ ▄▄▀▄
    ▀█▄████
██████▀▄█████▀▄▀
   ▄█▀▄
███████████████████▄
 ▄██▀█▀
▀▀▀███▀▀▀█████▄▄▄▀█▀▄
 ▄█▀▀   ▀█
███▀▄████████ █▀█▄▄
██▀  ▀ ▀ ▀
██████████▄   ▄▀▀█▄
     ▀ ▀
  ███▀▀▀▀▀████▌ ▄  ▀
          ████████████▌   █
        █████████████▀
        ▀▀▀██▀▀██▀▀
           ▀▀  ▀▀
BTC-GREEN       ▄▄████████▄▄
    ▄██████████████▄
  ▄██████
██████████████▄
 ▄███
███████████████████▄
▄█████████████████████████▄
██████████████████████████
███████████████████████████
███████████████████████████
▀█████████████████████████▀
 ▀███████████████████████▀
  ▀█████████████████████▀
    ▀█████████████████
       ▀▀█████████▀▀
Ecological Community in the Green Planet
❱❱❱❱❱❱     WHITEPAGE   |   ANN THREAD     ❰❰❰❰❰❰
           ▄███▄▄
       ▄▄█████████▄
      ▄████████████▌
   ▄█████████████▄▄
 ▄████████████████████
███████████████▄
▄████████████████████▀
███████████████████████▀
 ▀▀██████▀██▌██████▀
   ▀██▀▀▀  ██  ▀▀▀▀▀▀
           ██
           ██▌
          ▐███▄
.
DILLIGAF
Full Member
***
Offline Offline

Activity: 196
Merit: 100



View Profile
April 23, 2012, 01:10:23 AM
 #10


I didn't see any pricing on there for the chips (just for the design kit).  Did you submit a quote request?  What technology generation (90nm, 45nm, etc) and reticle size?

In other words, any Tom, Dick and Harry may participate in a multi-project wafer run, but only publicly funded research organizations pay a mere 1100 Euros per year for the Synopsys Design Compiler instead of about 100 times as much (or so the rumor goes).

You're quite right.  On the other hand, there are still a few people around who know how to do full-custom VLSI.  For something as regular and repetitive as SHA-256 it is possible (though certainly not easy!)

Upon someone's suggestion, I have been looking into eASIC. I have a buddy who is a professional ASIC designer, and he says that eASIC has an excellent reputation. On April 28th, less than a week from today, they will officially release their 28 nm design flow (on the 28th, geddit?). That said, right now I don't have the money for such a venture. A year from now - different story.

So what kind of cash is involved in that type of idea?
Inspector 2211
Sr. Member
****
Offline Offline

Activity: 448
Merit: 250



View Profile
April 23, 2012, 01:17:44 AM
 #11


I didn't see any pricing on there for the chips (just for the design kit).  Did you submit a quote request?  What technology generation (90nm, 45nm, etc) and reticle size?

In other words, any Tom, Dick and Harry may participate in a multi-project wafer run, but only publicly funded research organizations pay a mere 1100 Euros per year for the Synopsys Design Compiler instead of about 100 times as much (or so the rumor goes).

You're quite right.  On the other hand, there are still a few people around who know how to do full-custom VLSI.  For something as regular and repetitive as SHA-256 it is possible (though certainly not easy!)

Upon someone's suggestion, I have been looking into eASIC. I have a buddy who is a professional ASIC designer, and he says that eASIC has an excellent reputation. On April 28th, less than a week from today, they will officially release their 28 nm design flow (on the 28th, geddit?). That said, right now I don't have the money for such a venture. A year from now - different story.

So what kind of cash is involved in that type of idea?

Including a one-year subscription to the Synopsys DC, probably between mid 100s and low 200s...
Just guessing.
I don't want to swing by eASIC right now and say "I'll have the money in a year", because the typical answer to that is "come back in a year".

               ▄█▄
            ▄█ ▀█▀
     ▄ ▄███▄▄████▄▀ ▄▄▀▄
    ▀█▄████
██████▀▄█████▀▄▀
   ▄█▀▄
███████████████████▄
 ▄██▀█▀
▀▀▀███▀▀▀█████▄▄▄▀█▀▄
 ▄█▀▀   ▀█
███▀▄████████ █▀█▄▄
██▀  ▀ ▀ ▀
██████████▄   ▄▀▀█▄
     ▀ ▀
  ███▀▀▀▀▀████▌ ▄  ▀
          ████████████▌   █
        █████████████▀
        ▀▀▀██▀▀██▀▀
           ▀▀  ▀▀
BTC-GREEN       ▄▄████████▄▄
    ▄██████████████▄
  ▄██████
██████████████▄
 ▄███
███████████████████▄
▄█████████████████████████▄
██████████████████████████
███████████████████████████
███████████████████████████
▀█████████████████████████▀
 ▀███████████████████████▀
  ▀█████████████████████▀
    ▀█████████████████
       ▀▀█████████▀▀
Ecological Community in the Green Planet
❱❱❱❱❱❱     WHITEPAGE   |   ANN THREAD     ❰❰❰❰❰❰
           ▄███▄▄
       ▄▄█████████▄
      ▄████████████▌
   ▄█████████████▄▄
 ▄████████████████████
███████████████▄
▄████████████████████▀
███████████████████████▀
 ▀▀██████▀██▌██████▀
   ▀██▀▀▀  ██  ▀▀▀▀▀▀
           ██
           ██▌
          ▐███▄
.
markm
Legendary
*
Offline Offline

Activity: 2940
Merit: 1090



View Profile WWW
April 24, 2012, 03:10:23 PM
 #12

eldentyrell said something in another thread about his improved FPGA design being potentially portable to some type of ASIC process, maybe it would be worth working out the costs of going that route and see if it can be crowdfunded, with the aim of producing huge huge numbers of small checp consumer-applicance mining-appliances? Also selling the chips in large numbers to people who want to make larger applicance involviong several chips?

-MarkM-

Browser-launched Crossfire client now online (select CrossCiv server for Galactic  Milieu)
Free website hosting with PHP, MySQL etc: http://hosting.knotwork.com/
ElectricMucus
Legendary
*
Offline Offline

Activity: 1666
Merit: 1057


Marketing manager - GO MP


View Profile WWW
April 24, 2012, 07:30:08 PM
 #13

... and see if it can be crowdfunded ...

Definitely and in the long there should be whole fabs owned by bitcoin capital. This seems utopic now but if you consider that about every university has the capabilities to produce their own masks and etch their own layers that isn't that far away.
It hasn't have to be a cutting edge process like 22nm-45nm. In comparison a full custom chip would still blow away the competition with 180nm or something.

I also think that we shouldn't buy software to accomplish this goal, not because the costs but because openness and to stay in tune with the FOSS spirit.
markm
Legendary
*
Offline Offline

Activity: 2940
Merit: 1090



View Profile WWW
April 24, 2012, 07:45:07 PM
 #14

I also think that we shouldn't buy software to accomplish this goal, not because the costs but because openness and to stay in tune with the FOSS spirit.

Well I was assuming that even if we did pay for software we'd be releasing it as open source, at least once the massive bulk production run of chips has been done.

-MarkM-

Browser-launched Crossfire client now online (select CrossCiv server for Galactic  Milieu)
Free website hosting with PHP, MySQL etc: http://hosting.knotwork.com/
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 980
Merit: 1004


felonious vagrancy, personified


View Profile WWW
April 24, 2012, 09:25:52 PM
 #15

This seems utopic now but if you consider that about every university has the capabilities to produce their own masks and etch their own layers that isn't that far away.

Hrm, even the top universities that make their own masks are only doing it for truly, truly ancient process techs like 350nm -- and it's done by the people researching lithography and MEMS, not the people researching chip design.  I haven't heard of any university fabbing a mask themselves that was for an actual microprocessor in the last decade.

The research groups that do chip and circuit design sometimes have deals with the commercial fabs and maskmakers.  But these are really icky agreements if you look at them up close (which you can't since they're kept secret).  It's usually an unspoken "you send us smart grad students as summer interns and we'll make masks for you at a loss" sort of deal.  The companies are certainly losing money on it; they do it because they're getting some sort of other benefit.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
Pages: [1]
  Print  
 
Jump to:  

Powered by MySQL Powered by PHP Powered by SMF 1.1.19 | SMF © 2006-2009, Simple Machines Valid XHTML 1.0! Valid CSS!