Thanks, it work fine,
but i get only 6.253394 MH/s
My FPGA is Virtex IIPro XC2VP50 and project settings are:
miner clock frequency = 50 MHz
DEPTH = 3
In your opinion, is 6 MH/s correct value for this project settings?
or did I do something wrong?