Bitcoin Forum
May 05, 2024, 06:00:37 PM *
News: Latest Bitcoin Core release: 27.0 [Torrent]
 
   Home   Help Search Login Register More  
Pages: « 1 [2]  All
  Print  
Author Topic: scrypt is "memory intensive" therefore no ASICs, but how?  (Read 6386 times)
WindMaster
Sr. Member
****
Offline Offline

Activity: 347
Merit: 250


View Profile
May 24, 2013, 11:32:30 PM
 #21

Scrypt is resistant because it is memory hard.  
The amount of memory required is controlled specifically by a psuedo randomly generated list that is changed at every hashing cycle.  This means that the setup and take down of the list is expensive and it has to be done with each iteration.  The alternative is to only generate a small subset of it, but the generation algorithm is itself CPU intensive.

For the record I built an FPGA scrypt miner a few weeks ago.

Hmm, let me stop you right there.  In my opinion, I believe you failed the scrypt knowledge test and are unlikely to have produced a working FPGA implementation of it, if that's your understanding of how scrypt works.  A good read of the Tarsnap scrypt whitepaper and a good look at the source code of a few scrypt implementations will probably help with accurate technical details on the next BS attempt though.
1714932037
Hero Member
*
Offline Offline

Posts: 1714932037

View Profile Personal Message (Offline)

Ignore
1714932037
Reply with quote  #2

1714932037
Report to moderator
1714932037
Hero Member
*
Offline Offline

Posts: 1714932037

View Profile Personal Message (Offline)

Ignore
1714932037
Reply with quote  #2

1714932037
Report to moderator
1714932037
Hero Member
*
Offline Offline

Posts: 1714932037

View Profile Personal Message (Offline)

Ignore
1714932037
Reply with quote  #2

1714932037
Report to moderator
Advertised sites are not endorsed by the Bitcoin Forum. They may be unsafe, untrustworthy, or illegal in your jurisdiction.
1714932037
Hero Member
*
Offline Offline

Posts: 1714932037

View Profile Personal Message (Offline)

Ignore
1714932037
Reply with quote  #2

1714932037
Report to moderator
PSL
Member
**
Offline Offline

Activity: 166
Merit: 10


View Profile
August 21, 2014, 10:30:41 PM
 #22

I checked PCB of ZEUS scrypt miner. I see it has 6 ASIC chips, 1 USB chip, several voltage regulators but no memory chip. It is possible that there is small amount of RAM memory in each ASIC. ASIC chip is small, so I guess the onchip memory has to be small. How is it possible?
2112
Legendary
*
Offline Offline

Activity: 2128
Merit: 1065



View Profile
August 21, 2014, 11:53:00 PM
 #23

I checked PCB of ZEUS scrypt miner. I see it has 6 ASIC chips, 1 USB chip, several voltage regulators but no memory chip. It is possible that there is small amount of RAM memory in each ASIC. ASIC chip is small, so I guess the onchip memory has to be small. How is it possible?
It is either http://en.wikipedia.org/wiki/Static_random-access_memory or http://en.wikipedia.org/wiki/EDRAM .

The only really interesting thing about scrypt() ASIC is how many bitcointalk members kept discussing RAM as a separate chips. An it is still happening right now in many other alt-coin threads. Did most of the engineering schools completely gotten rid of digital logic design from their curriculum?

Please comment, critique, criticize or ridicule BIP 2112: https://bitcointalk.org/index.php?topic=54382.0
Long-term mining prognosis: https://bitcointalk.org/index.php?topic=91101.0
Pages: « 1 [2]  All
  Print  
 
Jump to:  

Powered by MySQL Powered by PHP Powered by SMF 1.1.19 | SMF © 2006-2009, Simple Machines Valid XHTML 1.0! Valid CSS!