|
LaserHorse
|
 |
August 18, 2013, 08:32:01 PM |
|
IOREF = VDD works great.
Curious - will you be removing the resistor divider from IOREF pins on the next revision of the S-Hash board? |
|
|
|
|
|
|
Bitcoin addresses contain a checksum, so it is very unlikely that mistyping an address will cause you to lose money.
|
|
|
Advertised sites are not endorsed by the Bitcoin Forum. They may be unsafe, untrustworthy, or illegal in your jurisdiction.
|
|
|
|
|
|
cscape
|
|
August 18, 2013, 08:44:20 PM |
|
Curious - will you be removing the resistor divider from IOREF pins on the next revision of the S-Hash board?
Correct. In fact, on the prototype of the first revision, the resistor divider wasn't even mounted. Instead a small 0-Ohm resistor was placed between the IOREF pad and a nearby VDD pad. |
Happy with your c-scape product ? Consider a tip: 16X2FWVRz6UzPWsu4WjKBMJatR7UvyKzcy
|
|
|
intron
Sr. Member
 Offline
Activity: 427
Merit: 251
- electronics design|embedded software|verilog -
|
|
August 20, 2013, 08:35:56 PM |
|
bi•fury assembled and with heatsink:   It's hashing test vectors now, more to come. intron Note: the push button, pin header and Molex connector are for firmware debugging only, will be removed later. |
|
|
|
|
RoadStress
Legendary
Offline
Activity: 1904
Merit: 1007
|
|
August 20, 2013, 09:55:38 PM |
|
bi•fury assembled and with heatsink:
It's hashing test vectors now, more to come.
intron
Note: the push button, pin header and Molex connector
are for firmware debugging only, will be removed later.
Beautiful heat sink! |
|
|
|
leadnor
Member
Offline
Activity: 119
Merit: 10
For the Community! By the Community!
|
|
August 20, 2013, 10:34:35 PM |
|
Looking good Intron.  looking real good  |
www.bitcoinza.comBitCoin : 15e1QneZebxTZKwexnGmQMN9VzwR9DCsTf LiteCoin : LcCKETJgjCVYoBc8Ep4JuaZKrPoQvZz6Vp YAC - YL8SrYKDeS8NXAj7gQsLXTP5dXFgy63Txz - Yacoin Forum Moderator
|
|
|
klondike_bar
Legendary
Offline
Activity: 2128
Merit: 1005
ASIC Wannabe
|
|
August 21, 2013, 12:12:29 AM |
|
very beautiful! Any idea what sorts of costs it would see (outside of the bitfury chips)? Seems like 3Ghash/BTC speed is going to be necessary very, very soon
|
|
|
|
ssi
Member
Offline
Activity: 70
Merit: 10
|
|
August 21, 2013, 06:14:48 PM |
|
I'll be populating my prototype boards with my sample chips tomorrow. Does anyone have any guidance as far as test vectors, verification, etc? My plan right now is to jump right in with this version of cgminer: https://github.com/legkodymov/cgminer |
18xEDfc7y1Nzm2kmLvwYq56xwwEz4Fdh6
|
|
|
ssi
Member
Offline
Activity: 70
Merit: 10
|
|
August 21, 2013, 07:58:43 PM |
|
|
18xEDfc7y1Nzm2kmLvwYq56xwwEz4Fdh6
|
|
|
|
Foofighter
|
|
August 21, 2013, 08:02:42 PM |
|
n1 work man, you should talk to cscape or intron if you need help.
|
ex official Canaan Distributor (Cryptouniverse)
|
|
|
intron
Sr. Member
Offline
Activity: 427
Merit: 251
- electronics design|embedded software|verilog -
|
|
August 21, 2013, 08:03:21 PM |
|
Using "strings" here? intron |
|
|
|
|
ssi
Member
Offline
Activity: 70
Merit: 10
|
|
August 21, 2013, 08:04:59 PM |
|
Using "strings" here?
intron
You mean the SPI chaining? Yes it's one long string of ten chips. |
18xEDfc7y1Nzm2kmLvwYq56xwwEz4Fdh6
|
|
|
intron
Sr. Member
Offline
Activity: 427
Merit: 251
- electronics design|embedded software|verilog -
|
|
August 21, 2013, 08:12:12 PM |
|
Using "strings" here?
intron
You mean the SPI chaining? Yes it's one long string of ten chips. I mean that you can power the ASICs with a voltage that is N times Vcore of a single ASIC. Whith all bitfurys in series: ground tab of one ASIC connected to the Vcore pins of the next, etc. I'm asking because there seems a lot of passives between the ASICs. intron |
|
|
|
|
ssi
Member
Offline
Activity: 70
Merit: 10
|
|
August 21, 2013, 08:13:11 PM |
|
Using "strings" here?
intron
You mean the SPI chaining? Yes it's one long string of ten chips. I mean that you can power the ASICs with a voltage that is N times Vcore of a single ASIC. Whith all bitfurys in series: ground tab of one ASIC connected to the Vcore pins of the next, etc. intron Oh... no, we have a regulator that'll do .6 to .9V at up to 40A, and the chips are all paralleled. The reason there's so many passives is I couldn't get any clarity on what we might need for pullup or pulldown, so the option is there for either on all the SPI lines. Plus there are series terminators. |
18xEDfc7y1Nzm2kmLvwYq56xwwEz4Fdh6
|
|
|
intron
Sr. Member
Offline
Activity: 427
Merit: 251
- electronics design|embedded software|verilog -
|
|
August 21, 2013, 08:59:18 PM |
|
Using "strings" here?
intron
You mean the SPI chaining? Yes it's one long string of ten chips. I mean that you can power the ASICs with a voltage that is N times Vcore of a single ASIC. Whith all bitfurys in series: ground tab of one ASIC connected to the Vcore pins of the next, etc. intron Oh... no, we have a regulator that'll do .6 to .9V at up to 40A, and the chips are all paralleled. The reason there's so many passives is I couldn't get any clarity on what we might need for pullup or pulldown, so the option is there for either on all the SPI lines. Plus there are series terminators. Ok. Think you can do without most of these:) intron |
|
|
|
|
ssi
Member
Offline
Activity: 70
Merit: 10
|
|
August 21, 2013, 09:26:01 PM |
|
Ok. Think you can do without most of these:)
intron
I figured that would be the case, but with the timeline being so critical, I wanted to leave myself some "outs". |
18xEDfc7y1Nzm2kmLvwYq56xwwEz4Fdh6
|
|
|
kevinm
Full Member
Offline
Activity: 228
Merit: 100
This is not good for my Chi... Yifu
|
|
August 22, 2013, 02:08:40 AM |
|
Great work fellas,
Am looking forward to seeing Introns test results and ssi's completed prototype.
Looks like that baby will need a heatsink, you got one in mind ssi?
cheers,
kev
|
|
|
|
|
ssi
Member
Offline
Activity: 70
Merit: 10
|
|
August 22, 2013, 06:04:35 AM |
|
Great work fellas,
Am looking forward to seeing Introns test results and ssi's completed prototype.
Looks like that baby will need a heatsink, you got one in mind ssi?
cheers,
kev
I don't expect it to need a heatsink... the whole board should be ~25W or so, and there's four layers of copper pours to suck the heat out of the chips. |
18xEDfc7y1Nzm2kmLvwYq56xwwEz4Fdh6
|
|
|
ssi
Member
Offline
Activity: 70
Merit: 10
|
|
August 23, 2013, 03:25:02 AM |
|
 I lack a level shifter. Should be here tomorrow. |
18xEDfc7y1Nzm2kmLvwYq56xwwEz4Fdh6
|
|
|
|
LaserHorse
|
|
August 23, 2013, 05:04:59 AM |
|
what you lack in level shifters, you make up for in density - nice work! how do foresee mounting it? |
|
|
|
ssi
Member
Offline
Activity: 70
Merit: 10
|
|
August 23, 2013, 01:10:59 PM |
|
what you lack in level shifters, you make up for in density - nice work! how do foresee mounting it? Honestly I didn't give a lot of thought to mounting when trying to get these prototypes spun quickly Next rev will have more options. For this one, I can just 3d print something with slots. However, what I DID think about: it supports RPi:  AND Beaglebone:  |
18xEDfc7y1Nzm2kmLvwYq56xwwEz4Fdh6
|
|
|
|
