Almost makes me want to sell mine on Ebay. Damn! |
|
|
|
Since when is water cooling needed to dissipate 60 watts? Seems like a bad business concept, especially with lifetime warranties.
Since you put 25 of them in a small box. |
|
|
|
Seriously though. I wonder how long it takes to render that plastic looking shiny thing with my gpu based mining rig.
The main render looks to have been done in solidworks - doing it from scratch would probably take me a full day - if the fan model and heatsink model were already available it'd take about half an hour. wow for real? I have 3 HD 7970s... would it take 1/3rd the time? I think you two are talking cross purposes here! To render that object probably takes a few seconds, if that. It's not complicated at all. |
|
|
|
|
After 13 days non-stop operation, cgminer rotate has stopped rotating. Stuck on one pool now.
|
|
|
|
|
And I had my buy order at $10.60! Gah!
|
|
|
|
I find it interesting that BFL states that these ASICs are very heat tolerant, which to me means they run pretty cool, yet they go and develop a waterblock for it. It could mean a couple of things: like they missed their thermal envelope, they will use it in the SC mini-rig to reduce fan numbers and noise (plausible), or maybe just for the cool factor. I for one am very curious as I am a watercooling junkie.  You put 25 of those boards spaced 1" apart in a box, that's gonna be tough to cool with air. |
|
|
|
|
As I mentioned a few pages back, do experimentations, gather data, build a table of results, draw graphs, then chose a method that works best for you. Pulling numbers out of the air is not a scientific method. Get numbers.
|
|
|
|
P_Shep, thanks for doing this!
What are you doing for a compile env? are you actually compiling on your openWRT box, or did you build an Env on a i386/x64 machine? If the later, any links/guidance to doing the same?
Cross-compiling. Links to dev env is at the bottom of the readme. |
|
|
|
Why thank you very much indeed  |
|
|
|
|
Between on board thermal sensors/ADC/embedded serial number/mac address/device ID's there should be enough to get on with. With that lot the chance of any two devices hashing the same number is almost zero, and the chance of of one device generating the same number twice is tiny.
|
|
|
|
There's a number of people asking how user friendly the asics will be. Some even thinking they'll just sit and hash on their own.
Make's me think there's be a market for a 'mining buddy', a device with a USB port on one side, ethernet port on the other, running mining software and a web interface to configure it.
But I can't be arsed to develop one.
That would be known as a Raspberry Pi. Wow, R-pi's are user friendly? You can just plug an asic in and it'll run!!??? |
|
|
|
|
There's a number of people asking how user friendly the asics will be. Some even thinking they'll just sit and hash on their own.
Make's me think there's be a market for a 'mining buddy', a device with a USB port on one side, ethernet port on the other, running mining software and a web interface to configure it.
But I can't be arsed to develop one.
|
|
|
|
|
It's your accusative tone. You don't know what you're talking about, yet you're still postulating that it's all wrong.
It's just a space model, probably a preliminary one. So you can't regard what you see there as accurate.
What appear big capacitor shapes, may turn out to be smaller caps. Power supplies all need big caps.
Compare it to the pics of the FPGA single. The designs are similar.
Why so many VRMs? Are they even VRMs? Will there be that many in the final design? Perhaps many smaller power VRMs are cheaper than a couple of big ones. 60W is 50A @1.2v. That's pretty hefty.
|
|
|
|
Maybe I'm missing something but these are my thoughts. I'm not a chip manufacturer or a electrical engineer, but I have built computer systems for almost 15 years. Your 3d model doesn't look right to me, it looks overly complicated. Here are my concerns, I would love you to prove me wrong.
It seems that each of the 8 asic chips has their own 3 or 4 phase vrm. Why would this be necessary? or even preferred? it seems like it would cut down on reliability and raise cost. If a 4 phase vrm can handle a 5870 chip at 150 watts why can't it handle all 8 asic chips at less than 100w
Why doesn't it look more like a video card anyways? Shouldn't the majority of the difference be less RAM, a usb port added and maybe a microprocessor to split the work among the 8 chips
what are the square blocks in the upper right? someone suggested capacitors. if so, why are there so many and such a big size. Its not like we are starting a big motor here.
Please put the rendering down and step away. |
|
|
|
Oh, so I'm going to loose my fraction of bitcoin?  |
|
|
|
|
I had an Asian girl once.
Korean.
Bat shit crazy.
|
|
|
|
|
Show Posts
