Bitcoin Forum
December 10, 2016, 06:44:06 PM *
News: Latest stable version of Bitcoin Core: 0.13.1  [Torrent].
 
   Home   Help Search Donate Login Register  
Pages: « 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 [30] 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 »
  Print  
Author Topic: Algorithmically placed FPGA miner: 255MH/s/chip, supports all known boards  (Read 109632 times)
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 10, 2012, 08:02:47 AM
 #581

Just a heads up, I have finally managed to convert my entire mine over to the same code that I'm distributing from tricone-mining.com.  This took about a week longer than I expected, but the process forced me to fix a lot of software bugs that would have been pretty embarrassing.  If it keeps running smoothly for another day or two I will post the latest stuff and declare it production-ready.  I'll also be updating the thread topic with the latest performance numbers after a bit more tuning.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
1481395446
Hero Member
*
Offline Offline

Posts: 1481395446

View Profile Personal Message (Offline)

Ignore
1481395446
Reply with quote  #2

1481395446
Report to moderator
1481395446
Hero Member
*
Offline Offline

Posts: 1481395446

View Profile Personal Message (Offline)

Ignore
1481395446
Reply with quote  #2

1481395446
Report to moderator
1481395446
Hero Member
*
Offline Offline

Posts: 1481395446

View Profile Personal Message (Offline)

Ignore
1481395446
Reply with quote  #2

1481395446
Report to moderator
Advertised sites are not endorsed by the Bitcoin Forum. They may be unsafe, untrustworthy, or illegal in your jurisdiction. Advertise here.
1481395446
Hero Member
*
Offline Offline

Posts: 1481395446

View Profile Personal Message (Offline)

Ignore
1481395446
Reply with quote  #2

1481395446
Report to moderator
1481395446
Hero Member
*
Offline Offline

Posts: 1481395446

View Profile Personal Message (Offline)

Ignore
1481395446
Reply with quote  #2

1481395446
Report to moderator
wildemagic
Member
**
Offline Offline

Activity: 112



View Profile
July 10, 2012, 08:16:42 AM
 #582

Elden, is there enough info on the icarus through the wiki http://en.qi-hardware.com/wiki/Icarus for usb support?
I only have 1 jtag cable and therefor can only support 1 of my 4 devices that way.

kind regards

.,-._|\     Offgrid 1.7kW Solar and 3G wireless internet powering my mining rig.
/ .Oz. \
\_,--.x/     [219.5btc of successful trades total] with : rastapool, miernik, flatronw & OneFixt
       o
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 10, 2012, 01:50:28 PM
 #583

hi eldentyrell,

i have tried the last TML version on cairnsmore1 with the following result with the buildin usb to jtag FTDI chip FT4232:

Code:

   ******************************************************************
   *                                                                *
   *               IF YOU EXPERIENCE HIGH ERROR RATES:              *
   *                                                                *
   *  Try running just one ring at a time (e.g. use 'ztex:0:0' on   *
   *  command line instead of 'ztex:0').  If each ring works error  *
   *  free on its own, but you get errors when running all three,   *
   *  it means your power supply is sagging.                        *
   *                                                                *
   ******************************************************************

'xception in thread "main" java.io.IOException: garbled output from urjtag; did you rememeber to apply the patch?  got character '
        at com.triconemining.jtag.UrJtag.getTDO(UrJtag.java:78)
        at com.triconemining.jtag.JtagChainFromRawWires.<init>(JtagChainFromRawWires.java:42)
        at com.triconemining.board.UrJtagHost.getBoard(UrJtagHost.java:27)
        at com.triconemining.bitcoin.miner.Main.main(Main.java:413)

But urjtag show:
Code:
C:\>jtag

UrJTAG 0.10 #2026
Copyright (C) 2002, 2003 ETC s.r.o.
Copyright (C) 2007, 2008, 2009 Kolja Waschk and the respective authors

UrJTAG is free software, covered by the GNU General Public License, and you are
welcome to change it and/or distribute copies of it under certain conditions.
There is absolutely no warranty for UrJTAG.

warning: UrJTAG may damage your hardware!
Type "quit" to exit, "help" for help.

jtag> cable FT2232
Connected to libftd2xx driver.
jtag> idcode
Reading 0 bytes of idcode
Read 10010011(0x93) 11010000(0xd0) 00000001(0x01) 00110100(0x34) 10010011(0x93) 11010000(0xd0) 00000001(0x01) 00110100(0x34)
10010011(0x93) 11010000(0xd0) 00000001(0x01) 00110100(0x34) 10010011(0x93) 11010000(0xd0) 00000001(0x01) 00110100(0x34)
00000000(0x00) 00000000(0x00) 00000000(0x00) 00000000(0x00)
jtag> help tdo
Usage: tdo
jtag> tdo
0
jtag>

Do you know what's wrong here? jtag connect to the cable and "idcode" shows 4x XC6SLX150 FPGAs. It also look's like successfully patched with the "tdo" command.

Can you help here?

Thank you!

eb
ShadesOfMarble
Donator
Hero Member
*
Offline Offline

Activity: 543



View Profile
July 10, 2012, 02:38:30 PM
 #584

Which cable did you use?

Review of the Spondoolies-Tech SP10 „Dawson“ Bitcoin miner (1.4 TH/s)

[22:35] <Vinnie_win> Did anyone get paid yet? | [22:36] <Isokivi> pirate did!
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 10, 2012, 02:40:02 PM
 #585

no special cable just the usb cable to the cairnsmore. It support jtag via the FTDI Chip.
chrisp
Jr. Member
*
Offline Offline

Activity: 33


View Profile
July 10, 2012, 04:39:06 PM
 #586

hi eldentyrell,

i have tried the last TML version on cairnsmore1 with the following result with the buildin usb to jtag FTDI chip FT4232:

Do you know what's wrong here? jtag connect to the cable and "idcode" shows 4x XC6SLX150 FPGAs. It also look's like successfully patched with the "tdo" command.

Can you help here?

Thank you!

eb

I've had similar problems attempting to run it with the built-in 4232.  Could possibly be related to the undocumented DIP switch functions.  If enterpoint would only publish a schematic, or even a .ucf for their board, we could happily have native support in no time.

Yohan: Please release a pinout or ucf file for your board, I will happily write the java interface.

Chris
norulezapply
Sr. Member
****
Offline Offline

Activity: 475


View Profile
July 10, 2012, 06:01:06 PM
 #587

hi eldentyrell,

i have tried the last TML version on cairnsmore1 with the following result with the buildin usb to jtag FTDI chip FT4232:

Do you know what's wrong here? jtag connect to the cable and "idcode" shows 4x XC6SLX150 FPGAs. It also look's like successfully patched with the "tdo" command.

Can you help here?

Thank you!

eb

I've had similar problems attempting to run it with the built-in 4232.  Could possibly be related to the undocumented DIP switch functions.  If enterpoint would only publish a schematic, or even a .ucf for their board, we could happily have native support in no time.

Yohan: Please release a pinout or ucf file for your board, I will happily write the java interface.

Chris

Best off reposting this in the Cairnsmore1 thread - https://bitcointalk.org/index.php?topic=78239.1240;topicseen
And PM'ing yohan directly.
EDIT: whoops! looks like you did already Smiley

I'm sure a lot of people would appreciate this!

If my post helped, I'll happily accept a few bitmills!   15rGg6A1JFZV3b7TTbtpAaiYGdUD1e1oAm
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 10, 2012, 07:01:37 PM
 #588

eldentyrell, i don't know if you read the other thread, so i post this here for you:

As far as I understand it you can use a programming cable to run ET bitstream already and there is even a chance our front end might just work anyway. Urjtag has support for a FT2232 a very close relative of the FT4232 we use on Cairnsmore1.
Which cable do I need? Your prog3 cable? Is it supported by urjtag?

We have not proven either hardware with urjtag. Our Prog3 is a Xilinx cable clone and in theory would work urjtag as Xilinx cable is on the support list. That said there are a range of Xilinx cables and it is possible our clone is one not supported. We know Prog3 works fully with Xilinx tools and that has always been our benchmark.

The in-built FT4232 on Cairnsmore1 is a big brother version of the FT2232 that is on the urjtag support list. It has the same JTAG processing features so that is why it might work.

I've had significant problems attempting to run it with the built-in 4232.  Could possibly be related to the (undocumented) DIP switch functions / settings.  If enterpoint would only publish a schematic, or even a .ucf for their board, we could happily have native support in no time.

Yohan: Please release a pinout or ucf file for your board, I will happily write the java interface.

Chris

This is probably what you need to know and it is quite simple.

JTAG_TCK         <= USBC_0 WHEN SWITCH8 = '0' ELSE 'Z';
JTAG_TDI         <= USBC_1 WHEN SWITCH8 = '0' ELSE 'Z';
USBC_2         <= JTAG_TDO;
JTAG_TMS         <= USBC_3 WHEN SWITCH8 = '0' ELSE 'Z';

USBC_0 is bus that runs directly from the FT4232 to the controller and USBC_0 is PortA bit0, USBC_1 is PortA bit 1, USBC_2 is PortA bit2 and USBC_3 is PortA bit3. So basically the JTAG runs off the lower 4 bits Port A on the FT4232. The only direct effect is switch8 which is the top bit of the switches at the controller. It's used as an isolator if we want to plug in a separate cable. So if you write as if it's directly connected to the FT4232 you won't go far wrong. Default setting should have this interface connected.

It is worth switching switch3 to off during programming as that stops all the clocks and makes programming more reliable.

We will add dip switch setting eventually to the user manual which needs a final pass through for release. We are still doing some changes to these on different builds to what they do exactly but for most people if they are left in the normal published defaults they won't have a problem. Once we move out of the development phase all of this will stabilise and should be much simplier. We will also remove many of the dip switch uses and they simply won't have any effect in later controller builds.


could that help to integrate cairnsmore1 native support to your TML Bitstream?

eb
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 10, 2012, 07:30:26 PM
 #589

Hi Eberon, the answer is right there in the output!

i have tried the last TML version on cairnsmore1 with the following result with the buildin usb to jtag FTDI chip FT4232:
Code:
'xception in thread "main" java.io.IOException: garbled output from urjtag; did you rememeber to apply the patch?  got character '

You did not apply this patch to urjtag.  That's why it didn't work.

If you know the urjtag developers, please encourage them to upstream the patch.  In the meantime you must apply it first.


The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 10, 2012, 07:33:15 PM
 #590

Hi Eberon, the answer is right there in the output!

i have tried the last TML version on cairnsmore1 with the following result with the buildin usb to jtag FTDI chip FT4232:
Code:
'xception in thread "main" java.io.IOException: garbled output from urjtag; did you rememeber to apply the patch?  got character '

You did not apply this patch to urjtag.  That's why it didn't work.

If you know the urjtag developers, please encourage them to upstream the patch.  In the meantime you must apply it first.



thanks for your reply.

But you see the urjtag output i posted?
Code:
...
jtag> help tdo
Usage: tdo
jtag> tdo
0
jtag>
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 10, 2012, 07:33:50 PM
 #591

I've had similar problems attempting to run it with the built-in 4232.  Could possibly be related to the undocumented DIP switch functions.  If enterpoint would only publish a schematic, or even a .ucf for their board, we could happily have native support in no time.

Dumb stuff like this is why I am not writing any more proprietary-board-interface drivers myself.


Yohan: Please release a pinout or ucf file for your board, I will happily write the java interface.

That's great!  Please stop by irc.tricone-mining.com if you have any questions about how the Java interface works.  It is really unbelievably simple; you just have to tell it how to wiggle the three output wires and read the one input wire.  There's an optional fifth API call for high-speed "bulk uploads" but it's not required (though it does make the board start up a whole lot faster.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 10, 2012, 07:38:38 PM
 #592

thanks for your reply.

But you see the urjtag output i posted?
Code:
...
jtag> help tdo
Usage: tdo
jtag> tdo
0
jtag>

Ah, let me guess, you're using Windows?  It's a line-ending bug in the TML software.  I will fix this in 1.0.  In the meantime if you can use a Mac or Linux machine that should work.  Otherwise, unpack tml.jar and insert this on line 77 of com/triconemining/jtag/Urjtag.java and recompile:

Code:
       if (i == '\r') i = br.read();
[/s]

Edit: I've posted an updated tml-0.999w.jar with this fix.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 10, 2012, 07:40:40 PM
 #593

Ah, let me guess, you're using Windows?  It's a line-ending bug in the TML software.  I will fix this in 1.0.  In the meantime if you can use a Mac or Linux machine that should work.  Otherwise, unpack tml.jar and insert this on line 77 of com/triconemining/jtag/Urjtag.java and recompile:

Code:
        if (i == '\r') i = br.read();

Yep, i use windows Smiley

Ok, i'm not a java programmer, but if you could give me a hint how to recompile it, i will do  Wink

Thanks.

eb
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 10, 2012, 07:51:48 PM
 #594

Ok, i'm not a java programmer, but if you could give me a hint how to recompile it, i will do  Wink

See above; I've posted a fixed jar file (0.999w).

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 10, 2012, 07:53:10 PM
 #595

Ok, i'm not a java programmer, but if you could give me a hint how to recompile it, i will do  Wink

See above; I've posted a fixed jar file (0.999w).

nice move! thanks, will test it now  Cheesy
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 10, 2012, 08:03:02 PM
 #596

hmm, this is not working for me:
Code:
D:\=TML=>java -jar tml-0.999w.jar urjtag:FT2232 http://user:pass@127.0.0.1:9332/
kein Hauptmanifestattribut, in tml-0.999w.jar

error translated via google: "no main manifest attribute in tml 0.999w.jar"
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 11, 2012, 01:22:10 AM
 #597

ok, got it compiled myself using "BlueJ"  Wink

I got some progess on cairnsmore1 without a special jtag cable (just the shipped usb-cable), but not really far...

@Eldentyrell: Please correct the spelling of "cairnsmore" in tml-0.999 it is wrong spelled "carinsmore". Thanks!  Wink

If I start it without "preprogramming" I got this:
Code:
_________________________________________________________________________
Tricone Mining Logic, host software v0.999

        ** THIS IS A PRE-RELEASE.  NOT FOR PRODUCTION USE **

   Eldentyrell will declare this codebase ready for production use
   once he has converted his own mine to use it (yes, he pays himself
   commissions).  Until then, performance and signcryption server
   uptime are likely to be erratic.

   Here is a partial list of issues you should be aware of:

     - many kinds of errors (network, etc) cause the miner to get stuck
     - only one of the signcryption frontends is contacted
     - clock-rate adjustment is 100% manual, not automatic
     - no overheat protection >>MAKE SURE YOU HAVE A HEATSINK INSTALLED<<


   ******************************************************************
   *                                                                *
   *               IF YOU EXPERIENCE HIGH ERROR RATES:              *
   *                                                                *
   *  Try running just one ring at a time (e.g. use 'ztex:0:0' on   *
   *  command line instead of 'ztex:0').  If each ring works error  *
   *  free on its own, but you get errors when running all three,   *
   *  it means your power supply is sagging.                        *
   *                                                                *
   ******************************************************************

[urjtag:0:0] programming FPGA
             USERCODE before bitstream upload: 0xffffffff
             USERCODE after bitstream upload: 0xffffffff
[urjtag:0:0]   done programming FPGA
Exception in thread "main" java.io.IOException: TML acknowledgement of read operation failed; expected=0x1 got=0xffffffff
        at com.triconemining.board.MiningChip.read(MiningChip.java:65)
        at com.triconemining.bitcoin.miner.Miner.checkMagicNumber(Miner.java:210)
        at com.triconemining.bitcoin.miner.Miner.<init>(Miner.java:34)
        at com.triconemining.bitcoin.miner.Main$1.<init>(Main.java:414)
        at com.triconemining.bitcoin.miner.Main.main(Main.java:414)


Ok, I now programmed the "davis" bistream with enterpoint tools, and now I got this:
Code:
_________________________________________________________________________
Tricone Mining Logic, host software v0.999

        ** THIS IS A PRE-RELEASE.  NOT FOR PRODUCTION USE **

   Eldentyrell will declare this codebase ready for production use
   once he has converted his own mine to use it (yes, he pays himself
   commissions).  Until then, performance and signcryption server
   uptime are likely to be erratic.

   Here is a partial list of issues you should be aware of:

     - many kinds of errors (network, etc) cause the miner to get stuck
     - only one of the signcryption frontends is contacted
     - clock-rate adjustment is 100% manual, not automatic
     - no overheat protection >>MAKE SURE YOU HAVE A HEATSINK INSTALLED<<


   ******************************************************************
   *                                                                *
   *               IF YOU EXPERIENCE HIGH ERROR RATES:              *
   *                                                                *
   *  Try running just one ring at a time (e.g. use 'ztex:0:0' on   *
   *  command line instead of 'ztex:0').  If each ring works error  *
   *  free on its own, but you get errors when running all three,   *
   *  it means your power supply is sagging.                        *
   *                                                                *
   ******************************************************************

[urjtag:0:0] programming FPGA
             USERCODE before bitstream upload: 0xcafebabe
             USERCODE after bitstream upload: 0xcafebabe
[urjtag:0:0]   done programming FPGA
[urjtag:0:0] magic number check ok
[urjtag:0:0] chip is running bitstream version davis, built 6 days, 19 hours ago
[urjtag:0:0] design is intended for input clock frequency of 48 Mhz
[urjtag:0:0] measuring clock frequency at ztex pin (csg484.L22)
[urjtag:0:0] measured input clock frequency at 0 Mhz
[urjtag:0:0] measuring clock frequency at nexus6/x6500 pin (fgg484.K20)
[urjtag:0:0] measured input clock frequency at 0 Mhz
[urjtag:0:0] measuring clock frequency at icarus/carinsmore pin (fgg484.J1)
[urjtag:0:0] measured input clock frequency at 49 Mhz
[urjtag:0:0] assuming input clock frequency of 48 Mhz
[urjtag:0:0] chip has 3 rings
[urjtag:0:0:0] opening signcryption channel
[urjtag:0:0:0] setting clock to 157 Mhz, mult=23 div=7   |  H:←[1m←[32m0←[0m←[0m E:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:1.0s
[urjtag:0:0:0]     ramping clock: mult=8 div=7   T:15m   |  H:←[1m←[32m0←[0m←[0m E:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:1.0s
[urjtag:0:0:0]     ramping clock: mult=9 div=7   T:15m   |  H:←[1m←[32m0←[0m←[0m E:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:1.0s
H:←[1m←[32m0←[0m←[0m X:0 C: E:←[1m←[31m0←[0m←[0m T:15m   |  H:←[1m←[32m0←[0m←[0m E:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:1.0s Exceptio
H:←[1m←[32m0←[0m←[0m/←[32m0←[0m X:0 C:0 E:←[1m←[31m0←[0m←[0m/←[31m0←[0m T:15m   |  H:←[1m←[32m0←[0m←[0m/←[32m0←[0m E:←[1m←[31m0←[0m←[0m/←[31m0←
[0m A:←[32m0←[0m R:←[33m0←[0m T:40s java.io.IOException: TML acknowledgement of read operation failed; expected=0x435 got=0xfffffde5
        at com.triconemining.board.MiningChip.read(MiningChip.java:65)
        at com.triconemining.bitcoin.miner.DCM.progDone(DCM.java:199)
        at com.triconemining.bitcoin.miner.DCM.setClockFrequency(DCM.java:169)
        at com.triconemining.bitcoin.miner.DCM.setClockFrequency(DCM.java:86)
        at com.triconemining.bitcoin.miner.Ring.setClockFrequency(Ring.java:278)
        at com.triconemining.bitcoin.miner.Miner.enableRing(Miner.java:190)
        at com.triconemining.bitcoin.miner.Miner.enableRing(Miner.java:121)
        at com.triconemining.bitcoin.miner.Main.main(Main.java:426)
Exception in thread "Thread-2" java.lang.RuntimeException: java.io.EOFException
        at com.triconemining.limp.LimpConnection.run(LimpConnection.java:53)
        at java.lang.Thread.run(Unknown Source)
Caused by: java.io.EOFException
        at com.triconemining.util.VarInt.read(VarInt.java:16)
        at com.triconemining.limp.LimpConnection.run(LimpConnection.java:50)
        ... 1 more
I think I got this error because my board is broken. If someone with a healty board can test this, it would be nice - also to see some more success.  Cheesy

tml-0.999 is using FPGA3 if we take enterpoints numbering, so it's enough to "preprogramm" only FPGA3 to play with tml-0.999.
I used the dip switch settings for twin_test but SW6#1 on to get 48 Mhz!

I will continue with tests when my new boards arrive  Wink

If someone needs a already patched urjtag binary with the needed dll's or the corrected tml-0.999w.jar to play with, I can package it up for download. Eldentyrell, if this is problematic for you I will remove the tml download, but please correct the windows version tml-0.999w.jar, see the error I described in the other post.

I need some sleep now... Smiley
eb
Keninishna
Hero Member
*****
Offline Offline

Activity: 551



View Profile WWW
July 11, 2012, 01:43:59 AM
 #598

ok, got it compiled myself using "BlueJ"  Wink

I got some progess on cairnsmore1 without a special jtag cable (just the shipped usb-cable), but not really far...

@Eldentyrell: Please correct the spelling of "cairnsmore" in tml-0.999 it is wrong spelled "carinsmore". Thanks!  Wink

If I start it without "preprogramming" I got this:
Code:
_________________________________________________________________________
Tricone Mining Logic, host software v0.999

        ** THIS IS A PRE-RELEASE.  NOT FOR PRODUCTION USE **

   Eldentyrell will declare this codebase ready for production use
   once he has converted his own mine to use it (yes, he pays himself
   commissions).  Until then, performance and signcryption server
   uptime are likely to be erratic.

   Here is a partial list of issues you should be aware of:

     - many kinds of errors (network, etc) cause the miner to get stuck
     - only one of the signcryption frontends is contacted
     - clock-rate adjustment is 100% manual, not automatic
     - no overheat protection >>MAKE SURE YOU HAVE A HEATSINK INSTALLED<<


   ******************************************************************
   *                                                                *
   *               IF YOU EXPERIENCE HIGH ERROR RATES:              *
   *                                                                *
   *  Try running just one ring at a time (e.g. use 'ztex:0:0' on   *
   *  command line instead of 'ztex:0').  If each ring works error  *
   *  free on its own, but you get errors when running all three,   *
   *  it means your power supply is sagging.                        *
   *                                                                *
   ******************************************************************

[urjtag:0:0] programming FPGA
             USERCODE before bitstream upload: 0xffffffff
             USERCODE after bitstream upload: 0xffffffff
[urjtag:0:0]   done programming FPGA
Exception in thread "main" java.io.IOException: TML acknowledgement of read operation failed; expected=0x1 got=0xffffffff
        at com.triconemining.board.MiningChip.read(MiningChip.java:65)
        at com.triconemining.bitcoin.miner.Miner.checkMagicNumber(Miner.java:210)
        at com.triconemining.bitcoin.miner.Miner.<init>(Miner.java:34)
        at com.triconemining.bitcoin.miner.Main$1.<init>(Main.java:414)
        at com.triconemining.bitcoin.miner.Main.main(Main.java:414)


Ok, I now programmed the "davis" bistream with enterpoint tools, and now I got this:
Code:
_________________________________________________________________________
Tricone Mining Logic, host software v0.999

        ** THIS IS A PRE-RELEASE.  NOT FOR PRODUCTION USE **

   Eldentyrell will declare this codebase ready for production use
   once he has converted his own mine to use it (yes, he pays himself
   commissions).  Until then, performance and signcryption server
   uptime are likely to be erratic.

   Here is a partial list of issues you should be aware of:

     - many kinds of errors (network, etc) cause the miner to get stuck
     - only one of the signcryption frontends is contacted
     - clock-rate adjustment is 100% manual, not automatic
     - no overheat protection >>MAKE SURE YOU HAVE A HEATSINK INSTALLED<<


   ******************************************************************
   *                                                                *
   *               IF YOU EXPERIENCE HIGH ERROR RATES:              *
   *                                                                *
   *  Try running just one ring at a time (e.g. use 'ztex:0:0' on   *
   *  command line instead of 'ztex:0').  If each ring works error  *
   *  free on its own, but you get errors when running all three,   *
   *  it means your power supply is sagging.                        *
   *                                                                *
   ******************************************************************

[urjtag:0:0] programming FPGA
             USERCODE before bitstream upload: 0xcafebabe
             USERCODE after bitstream upload: 0xcafebabe
[urjtag:0:0]   done programming FPGA
[urjtag:0:0] magic number check ok
[urjtag:0:0] chip is running bitstream version davis, built 6 days, 19 hours ago
[urjtag:0:0] design is intended for input clock frequency of 48 Mhz
[urjtag:0:0] measuring clock frequency at ztex pin (csg484.L22)
[urjtag:0:0] measured input clock frequency at 0 Mhz
[urjtag:0:0] measuring clock frequency at nexus6/x6500 pin (fgg484.K20)
[urjtag:0:0] measured input clock frequency at 0 Mhz
[urjtag:0:0] measuring clock frequency at icarus/carinsmore pin (fgg484.J1)
[urjtag:0:0] measured input clock frequency at 49 Mhz
[urjtag:0:0] assuming input clock frequency of 48 Mhz
[urjtag:0:0] chip has 3 rings
[urjtag:0:0:0] opening signcryption channel
[urjtag:0:0:0] setting clock to 157 Mhz, mult=23 div=7   |  H:←[1m←[32m0←[0m←[0m E:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:1.0s
[urjtag:0:0:0]     ramping clock: mult=8 div=7   T:15m   |  H:←[1m←[32m0←[0m←[0m E:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:1.0s
[urjtag:0:0:0]     ramping clock: mult=9 div=7   T:15m   |  H:←[1m←[32m0←[0m←[0m E:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:1.0s
H:←[1m←[32m0←[0m←[0m X:0 C: E:←[1m←[31m0←[0m←[0m T:15m   |  H:←[1m←[32m0←[0m←[0m E:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:1.0s Exceptio
H:←[1m←[32m0←[0m←[0m/←[32m0←[0m X:0 C:0 E:←[1m←[31m0←[0m←[0m/←[31m0←[0m T:15m   |  H:←[1m←[32m0←[0m←[0m/←[32m0←[0m E:←[1m←[31m0←[0m←[0m/←[31m0←
[0m A:←[32m0←[0m R:←[33m0←[0m T:40s java.io.IOException: TML acknowledgement of read operation failed; expected=0x435 got=0xfffffde5
        at com.triconemining.board.MiningChip.read(MiningChip.java:65)
        at com.triconemining.bitcoin.miner.DCM.progDone(DCM.java:199)
        at com.triconemining.bitcoin.miner.DCM.setClockFrequency(DCM.java:169)
        at com.triconemining.bitcoin.miner.DCM.setClockFrequency(DCM.java:86)
        at com.triconemining.bitcoin.miner.Ring.setClockFrequency(Ring.java:278)
        at com.triconemining.bitcoin.miner.Miner.enableRing(Miner.java:190)
        at com.triconemining.bitcoin.miner.Miner.enableRing(Miner.java:121)
        at com.triconemining.bitcoin.miner.Main.main(Main.java:426)
Exception in thread "Thread-2" java.lang.RuntimeException: java.io.EOFException
        at com.triconemining.limp.LimpConnection.run(LimpConnection.java:53)
        at java.lang.Thread.run(Unknown Source)
Caused by: java.io.EOFException
        at com.triconemining.util.VarInt.read(VarInt.java:16)
        at com.triconemining.limp.LimpConnection.run(LimpConnection.java:50)
        ... 1 more
I think I got this error because my board is broken. If someone with a healty board can test this, it would be nice - also to see some more success.  Cheesy

tml-0.999 is using FPGA3 if we take enterpoints numbering, so it's enough to "preprogramm" only FPGA3 to play with tml-0.999.
I used the dip switch settings for twin_test but SW6#1 on to get 48 Mhz!

I will continue with tests when my new boards arrive  Wink

If someone needs a already patched urjtag binary with the needed dll's or the corrected tml-0.999w.jar to play with, I can package it up for download. Eldentyrell, if this is problematic for you I will remove the tml download, but please correct the windows version tml-0.999w.jar, see the error I described in the other post.

I need some sleep now... Smiley
eb

Cool stuff, I'll make sure to mess with this on my board when I get home.
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 11, 2012, 04:30:27 AM
 #599

error translated via google: "no main manifest attribute in tml 0.999w.jar"

Sorry, my mistake.  Please re-download (fixed it) and try again.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 11, 2012, 04:34:28 AM
 #600

If I start it without "preprogramming" I got this:

For the benefit of other users, could you explain exactly what you mean by "preprogramming"?



             USERCODE after bitstream upload: 0xcafebabe
[urjtag:0:0]   done programming FPGA
[urjtag:0:0] magic number check ok


That is very, very good news.  It means the bitstream is loaded and communicating properly with the host software.  You're almost there!




java.io.IOException: TML acknowledgement of read operation failed; expected=0x435 got=0xfffffde5


think I got this error because my board is broken. If someone with a healty board can test this, it would be nice - also to see some more success.  Cheesy

Yeah, that sounds right.  If you get past the "magic number check" but get read-acknowledgement errors later on, it means that there is some flaky hardware somewhere on the communication path.  Try slowing down the JTAG clock to something really slow like 500khz.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
Pages: « 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 [30] 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 »
  Print  
 
Jump to:  

Sponsored by , a Bitcoin-accepting VPN.
Powered by MySQL Powered by PHP Powered by SMF 1.1.19 | SMF © 2006-2009, Simple Machines Valid XHTML 1.0! Valid CSS!