Bitcoin Forum
December 10, 2016, 09:11:11 AM *
News: To be able to use the next phase of the beta forum software, please ensure that your email address is correct/functional.
 
   Home   Help Search Donate Login Register  
Pages: « 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 [33] 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 »
  Print  
Author Topic: Algorithmically placed FPGA miner: 255MH/s/chip, supports all known boards  (Read 109622 times)
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 20, 2012, 09:13:49 AM
 #641

But we really need some help to get it started via usb interface.

Please contact the company who sold you the proprietary interface and ask them to write a driver!

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
Advertised sites are not endorsed by the Bitcoin Forum. They may be unsafe, untrustworthy, or illegal in your jurisdiction. Advertise here.
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 20, 2012, 09:17:41 AM
 #642

I guess "fully supported" does not imply "producing valid shares"?

Of course it does, but only on properly-functioning hardware!  Regarding your specific problem, here are my thoughts:

This is how far I get using patched urjtag, 0.999w and fraenkel:


java.io.IOException: DCM PROGDONE did not go high after programming
        at com.triconemining.bitcoin.miner.DCM.setClockFrequency(DCM.java:173)
        at com.triconemining.bitcoin.miner.DCM.setClockFrequency(DCM.java:86)
        at com.triconemining.bitcoin.miner.Ring.setClockFrequency(Ring.java:278)
        at com.triconemining.bitcoin.miner.Miner.enableRing(Miner.java:190)
        at com.triconemining.bitcoin.miner.Miner.enableRing(Miner.java:159)
        at com.triconemining.bitcoin.miner.Main.main(Main.java:426)


That is not a good sign; it usually indicates that something is flaky-borderline-defective with your board.  Your DCM is not locking -- that is a hardware problem.  You are the only person who has reported this particular problem, although I have seen it on two of my boards that had solder-ball attachment problems.  You'll also get this error if you force the TML to use the wrong clock pin (by overriding its automatic clock-detection with -Dclock_pin=WRONG_PIN_HERE).

Please try TML-1.0; you may have better luck.

You might be able to hack around it by specifying the clock frequency manually and disabling clock calibration; this will result in the DCM being reset fewer times.  But long-term you should have your board, its power supply, and/or its clock input checked out.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
punin
Hero Member
*****
Offline Offline

Activity: 559


View Profile WWW
July 20, 2012, 09:17:50 AM
 #643

TML-1.0 has been posted.

Please see the update to the first post in the thread regarding development; new features will be on hold until 07-Sep, but we will be posting bugfixes and new bitstreams (resulting from sweeping the space of Xilinx synthesis tool options) in the meantime.

How about cluster support?

Head of Product Development
Bitfury Group
www.bitfury.com
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 20, 2012, 09:18:05 AM
 #644

TML-1.0 has been posted.

Please see the update to the first post in the thread regarding development; new features will be on hold until 07-Sep, but we will be posting bugfixes and new bitstreams (resulting from sweeping the space of Xilinx synthesis tool options) in the meantime.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 20, 2012, 09:19:25 AM
 #645

How about cluster support?

Clusters are fully supported via JTAG.

I am currently running 19 JTAG chains off of a single machine, with up to six (single-chip) boards per chain.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 20, 2012, 09:22:17 AM
 #646

My cairnsmore1 test:
Code:
Tricone Mining Logic, host software v1.0

   IF YOU EXPERIENCE HIGH ERROR RATES: try running just one ring at a
   time (e.g. use 'ztex:0:0.0' on command line instead of 'ztex:0').
   If each ring works error free on its own, but you get errors when
   running all three, it means your power supply is sagging.

             adding work source eclipsemc.com
[FT2232         ] ←[35mfound new board urjtag:FT2232←[0m
[urjtag:FT2232:0] ←[35mfound new chip←[0m
[urjtag:FT2232:0] programming FPGA
             starting long poll thread
             USERCODE before bitstream upload: 0xcafebabe
             USERCODE after bitstream upload: 0xcafebabe
[urjtag:FT2232:0]   done programming FPGA
[urjtag:FT2232:0] magic number check ok
[urjtag:FT2232:0] ←[35mchip is running bitstream version girard, built 6d9h24m43
s ago←[0m
[urjtag:FT2232:0] chip has 3 rings
[urjtag:FT2232:0] assuming input clock frequency of 48 Mhz
[urjtag:FT2232:0] ←[35masserting global reset←[0m
[urjtag:FT2232:0.0] opening signcryption channel
[urjtag:FT2232:0.0] setting clock to 60 Mhz, mult=5 div=4
java.io.IOException: DCM PROGDONE did not go high after programming
        at com.triconemining.miner.DCM.setClockFrequency(DCM.java:187)
        at com.triconemining.miner.DCM.setClockFrequency(DCM.java:62)
        at com.triconemining.miner.RingWrapper.setClockFrequency(RingWrapper.jav
a:349)
        at com.triconemining.miner.ChipWrapper.enableRing(ChipWrapper.java:256)
        at com.triconemining.miner.ChipWrapper.enableRing(ChipWrapper.java:180)
        at com.triconemining.miner.BoardWrapper.run_(BoardWrapper.java:98)
        at com.triconemining.miner.BoardWrapper.run(BoardWrapper.java:73)
        at java.lang.Thread.run(Unknown Source)

Any help to get it running eldentyrell? I'm on windows 7 with patched urjtag.

Thanks.
eb
ShadesOfMarble
Donator
Hero Member
*
Offline Offline

Activity: 543



View Profile
July 20, 2012, 09:29:49 AM
 #647

You are the only person who has reported this particular problem
ebereon seems to be stuck at the same point.

I don't know a single user who got his CM working with TML, that's why I don't know you how come to your "fully supported" conclusion!? Do you know a single user who got this working? There are a few 100s of people waiting to make full use of their hardware, so please tell use the secret - if there is any Wink

Review of the Spondoolies-Tech SP10 „Dawson“ Bitcoin miner (1.4 TH/s)

[22:35] <Vinnie_win> Did anyone get paid yet? | [22:36] <Isokivi> pirate did!
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 20, 2012, 09:30:28 AM
 #648

[urjtag:FT2232:0] ←[35mchip is running bitstream version girard, built 6d9h24m43

Could you post the command line you used?  It should be selecting bitstream "herbrand" unless you overrode that with other options.  Also I don't see the line in there where it tested for a valid input clock (i.e. detected the actual frequency), so it looks like you're clobbering a lot of the defaults.

Please post the command line you used.  Really really important.  I cannot help you without that.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
punin
Hero Member
*****
Offline Offline

Activity: 559


View Profile WWW
July 20, 2012, 09:35:58 AM
 #649

[urjtag:FT2232:0] ←[35mchip is running bitstream version girard, built 6d9h24m43

Could you post the command line you used?  It should be selecting bitstream "herbrand" unless you overrode that with other options.  Also I don't see the line in there where it tested for a valid input clock (i.e. detected the actual frequency), so it looks like you're clobbering a lot of the defaults.

Please post the command line you used.  Really really important.  I cannot help you without that.

He was running rc5

Head of Product Development
Bitfury Group
www.bitfury.com
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 20, 2012, 09:37:30 AM
 #650

He was running rc5

In the log it says "1.0".  The release candidates said "1.0rcX".  So he does have the latest software, but he's also using at least a few of the more advanced options.  Better to start simple and not override the defaults, at least at first.

New rule for support: you must post the command line and the log, not just the log.  Thanks!

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 20, 2012, 09:39:16 AM
 #651

Ok, did programm the herbrand bitstream with enterpoint tools. here is the output with standard flags:
Code:
Tricone Mining Logic, host software v1.0

   IF YOU EXPERIENCE HIGH ERROR RATES: try running just one ring at a
   time (e.g. use 'ztex:0:0.0' on command line instead of 'ztex:0').
   If each ring works error free on its own, but you get errors when
   running all three, it means your power supply is sagging.

             adding work source eclipsemc.com
             starting long poll thread
[FT2232         ] ←[35mfound new board urjtag:FT2232←[0m
[urjtag:FT2232:0] ←[35mfound new chip←[0m
[urjtag:FT2232:0] programming FPGA
             USERCODE before bitstream upload: 0xcafebabe
             USERCODE after bitstream upload: 0xcafebabe
[urjtag:FT2232:0]   done programming FPGA
[urjtag:FT2232:0] magic number check ok
[urjtag:FT2232:0] ←[35mchip is running bitstream version herbrand, built 5d6h23m
19s ago←[0m
[urjtag:FT2232:0] chip has 3 rings
[urjtag:FT2232:0]   measuring clock frequency at csg484.L22
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:5.2s   |  H:←[1m←[32m0←[0m←[0m E
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:10s   |  H:←[1m←[32m0←[0m←[0m E:
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:15s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0]     measured input clock frequency at 0 Mhz
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:15s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0]   measuring clock frequency at fgg484.K20
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:15s   |  H:←[1m←[32m0←[0m←[0m E:
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:20s   |  H:←[1m←[32m0←[0m←[0m E:
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:25s   |  H:←[1m←[32m0←[0m←[0m E:
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:30s   |  H:←[1m←[32m0←[0m←[0m E:
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:35s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0]     measured input clock frequency at 0 Mhz
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:35s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0]   measuring clock frequency at fgg484.J1
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:35s   |  H:←[1m←[32m0←[0m←[0m E:
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:40s   |  H:←[1m←[32m0←[0m←[0m E:
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:45s   |  H:←[1m←[32m0←[0m←[0m E:
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0]     measured input clock frequency at 50 Mhz
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0] assuming input clock frequency of 48 Mhz
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0] ←[35masserting global reset←[0ms
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0] ←[31munknown gateware version 0x500234c2←[0m
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0.0] disabling DCM bypass mux T:50s
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0.0] opening signcryption channel0s
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0.0] setting clock to 150 Mhz, mult=25 div=8
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0.0] ←[35masserting local reset←[0m
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0] ←[31munknown gateware version 0x500234c2←[0m
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0.1] disabling DCM bypass mux T:50s
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0.1] opening signcryption channel0s
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
[urjtag:FT2232:0.1] setting clock to 150 Mhz, mult=25 div=8
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:50s java.io.IOException: DCM PROG
DONE did not go high after programming
        at com.triconemining.miner.DCM.setClockFrequency(DCM.java:187)
        at com.triconemining.miner.DCM.setClockFrequency(DCM.java:62)
        at com.triconemining.miner.RingWrapper.setClockFrequency(RingWrapper.jav
a:349)
        at com.triconemining.miner.ChipWrapper.enableRing(ChipWrapper.java:256)
        at com.triconemining.miner.ChipWrapper.enableRing(ChipWrapper.java:180)
        at com.triconemining.miner.BoardWrapper.run_(BoardWrapper.java:101)
        at com.triconemining.miner.BoardWrapper.run(BoardWrapper.java:73)
        at java.lang.Thread.run(Unknown Source)

Command line: java -jar tml-1.0.jar urjtag:"FT2232" http://user:pass@us2.eclipsemc.com:8337/

eb
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 20, 2012, 09:47:14 AM
 #652

H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:5.2s

Please don't cut-and-paste the ANSI codes.  It makes the logs very difficult to read.

Quote
[urjtag:FT2232:0]   measuring clock frequency at fgg484.J1
[urjtag:FT2232:0]     measured input clock frequency at 50 Mhz

Okay, so far so good.

Quote
[urjtag:FT2232:0.0] setting clock to 150 Mhz, mult=25 div=8
[urjtag:FT2232:0.0] asserting local reset
[urjtag:FT2232:0.1] disabling DCM bypass mux
[urjtag:FT2232:0.1] opening signcryption channel
[urjtag:FT2232:0.1] setting clock to 150 Mhz, mult=25 div=8

That's interesting.  The DCM for ring 0 appears to lock (FT2232:0.0) but ring 1 has problems (FT2232:0.1).

Could you please try this three or four times and check whether you get the exact same result (ring 0 works, ring 1 fails) every time?

Also, please try using the command line


java -jar tml-1.0.jar urjtag:"FT2232":0.0 http://user:pass@us2.eclipsemc.com:8337/


(note the bolded text) to use only ring 0, and see how far that gets.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 20, 2012, 09:57:33 AM
 #653

H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:5.2s

Please don't cut-and-paste the ANSI codes.  It makes the logs very difficult to read.

I don't know what you mean, i posted the log i get in the windows cmd, i thought you need the complete log... Will delete these line now.

That's interesting.  The DCM for ring 0 appears to lock (FT2232:0.0) but ring 1 has problems (FT2232:0.1).

Could you please try this three or four times and check whether you get the exact same result (ring 0 works, ring 1 fails) every time?

Also, please try using the command line


java -jar tml-1.0.jar urjtag:"FT2232":0.0 http://user:pass@us2.eclipsemc.com:8337/


(note the bolded text) to use only ring 0, and see how far that gets.

Ok the second try give me this:
Code:
Tricone Mining Logic, host software v1.0

   IF YOU EXPERIENCE HIGH ERROR RATES: try running just one ring at a
   time (e.g. use 'ztex:0:0.0' on command line instead of 'ztex:0').
   If each ring works error free on its own, but you get errors when
   running all three, it means your power supply is sagging.

             adding work source eclipsemc.com
             starting long poll thread
[FT2232         ] ?[35mfound new board urjtag:FT2232?[0m
[urjtag:FT2232:0] ?[35mfound new chip?[0m
[urjtag:FT2232:0] programming FPGA
             USERCODE before bitstream upload: 0x657f5ebe
             USERCODE after bitstream upload: 0xcafebabe
[urjtag:FT2232:0]   done programming FPGA
[urjtag:FT2232:0] magic number check ok
[urjtag:FT2232:0] ?[35mchip is running bitstream version herbrand, built 5d6h37m
53s ago?[0m
[urjtag:FT2232:0] chip has 3 rings
[urjtag:FT2232:0]   measuring clock frequency at csg484.L22
[urjtag:FT2232:0]     measured input clock frequency at 0 Mhz
[urjtag:FT2232:0]   measuring clock frequency at fgg484.K20
[urjtag:FT2232:0]     measured input clock frequency at 0 Mhz
[urjtag:FT2232:0]   measuring clock frequency at fgg484.J1
[urjtag:FT2232:0]     measured input clock frequency at 50 Mhz
[urjtag:FT2232:0] assuming input clock frequency of 48 Mhz
[urjtag:FT2232:0] ?[35masserting global reset?[0ms
[urjtag:FT2232:0] ?[31munknown gateware version 0x500234c2?[0m
[urjtag:FT2232:0.0] disabling DCM bypass mux T:50s
[urjtag:FT2232:0.0] opening signcryption channel0s
[urjtag:FT2232:0.0] setting clock to 150 Mhz, mult=25 div=8
H:?[1m?[32m0?[0m?[0m X:0 E:?[1m?[31m0?[0m?[0m T:50s   |  H:?[1m?[32m0?[0m?[0m E:
?[1m?[31m0?[0m?[0m A:?[32m0?[0m R:?[33m0?[0m T:50s java.io.IOException: TML ackn
owledgement of read operation failed; expected=0x435 got=0x0
        at com.triconemining.board.MiningChip.read(MiningChip.java:68)
        at com.triconemining.miner.DCM.progDone(DCM.java:232)
        at com.triconemining.miner.DCM.setClockFrequency(DCM.java:145)
        at com.triconemining.miner.DCM.setClockFrequency(DCM.java:62)
        at com.triconemining.miner.RingWrapper.setClockFrequency(RingWrapper.jav
a:349)
        at com.triconemining.miner.ChipWrapper.enableRing(ChipWrapper.java:256)
        at com.triconemining.miner.ChipWrapper.enableRing(ChipWrapper.java:180)
        at com.triconemining.miner.BoardWrapper.run_(BoardWrapper.java:101)
        at com.triconemining.miner.BoardWrapper.run(BoardWrapper.java:73)
        at java.lang.Thread.run(Unknown Source)

The command line you posted give me this:
Code:
Tricone Mining Logic, host software v1.0

   IF YOU EXPERIENCE HIGH ERROR RATES: try running just one ring at a
   time (e.g. use 'ztex:0:0.0' on command line instead of 'ztex:0').
   If each ring works error free on its own, but you get errors when
   running all three, it means your power supply is sagging.

             adding work source eclipsemc.com
             starting long poll thread
[FT2232         ] ←[35mfound new board urjtag:FT2232←[0m
[urjtag:FT2232:0] ←[35mfound new chip←[0m
[urjtag:FT2232:0] programming FPGA
             USERCODE before bitstream upload: 0xcafebabe
             USERCODE after bitstream upload: 0xcafebabe
[urjtag:FT2232:0]   done programming FPGA
[urjtag:FT2232:0] magic number check ok
[urjtag:FT2232:0] ←[35mchip is running bitstream version herbrand, built 5d6h43m
43s ago←[0m
[urjtag:FT2232:0] chip has 3 rings
[urjtag:FT2232:0]   measuring clock frequency at csg484.L22
[urjtag:FT2232:0]     measured input clock frequency at 0 Mhz
[urjtag:FT2232:0]   measuring clock frequency at fgg484.K20
[urjtag:FT2232:0]     measured input clock frequency at 0 Mhz
[urjtag:FT2232:0]   measuring clock frequency at fgg484.J1
[urjtag:FT2232:0]     measured input clock frequency at 50 Mhz
[urjtag:FT2232:0] assuming input clock frequency of 48 Mhz
[urjtag:FT2232:0] ←[35masserting global reset←[0ms
[urjtag:FT2232:0] ←[31munknown gateware version 0x500234c2←[0m
[urjtag:FT2232:0.0] disabling DCM bypass mux T:50s
[urjtag:FT2232:0.0] opening signcryption channel0s
[urjtag:FT2232:0.0] setting clock to 150 Mhz, mult=25 div=8
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:50s   |  H:←[1m←[32m0←[0m←[0m E:
←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:50s java.io.IOException: DCM PROG
DONE did not go high after programming
        at com.triconemining.miner.DCM.setClockFrequency(DCM.java:187)
        at com.triconemining.miner.DCM.setClockFrequency(DCM.java:62)
        at com.triconemining.miner.RingWrapper.setClockFrequency(RingWrapper.jav
a:349)
        at com.triconemining.miner.ChipWrapper.enableRing(ChipWrapper.java:256)
        at com.triconemining.miner.BoardWrapper.run_(BoardWrapper.java:98)
        at com.triconemining.miner.BoardWrapper.run(BoardWrapper.java:73)
        at java.lang.Thread.run(Unknown Source)

eb
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 20, 2012, 10:08:23 AM
 #654

after serval time starting tml with your command line i get now this:
Code:
Tricone Mining Logic, host software v1.0

   IF YOU EXPERIENCE HIGH ERROR RATES: try running just one ring at a
   time (e.g. use 'ztex:0:0.0' on command line instead of 'ztex:0').
   If each ring works error free on its own, but you get errors when
   running all three, it means your power supply is sagging.

             adding work source eclipsemc.com
             starting long poll thread
[FT2232         ] ←[35mfound new board urjtag:FT2232←[0m
[urjtag:FT2232:0] ←[35mfound new chip←[0m
[urjtag:FT2232:0] programming FPGA
             USERCODE before bitstream upload: 0xcafebabe
             USERCODE after bitstream upload: 0xcafebabe
[urjtag:FT2232:0]   done programming FPGA
[urjtag:FT2232:0] magic number check ok
[urjtag:FT2232:0] ←[35mchip is running bitstream version herbrand, built 5d6h54m
52s ago←[0m
[urjtag:FT2232:0] chip has 3 rings
[urjtag:FT2232:0]   measuring clock frequency at csg484.L22
H:←[1m←[32m0←[0m←[0m X:0 E:←[1m←[31m0←[0m←[0m T:5.2s   |  H:←[1m←[32m0←[0m←[0m E
:←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:5.2s java.io.IOException: TML ac
knowledgement of read operation failed; expected=0x20 got=0xffffffff
        at com.triconemining.board.MiningChip.read(MiningChip.java:68)
        at com.triconemining.miner.ClockRateEstimator.estimateClockRate(ClockRat
eEstimator.java:24)
        at com.triconemining.miner.ChipWrapper.detectClockPin(ChipWrapper.java:3
27)
        at com.triconemining.miner.ChipWrapper.<init>(ChipWrapper.java:70)
        at com.triconemining.miner.BoardWrapper.getChip(BoardWrapper.java:49)
        at com.triconemining.miner.BoardWrapper.run_(BoardWrapper.java:98)
        at com.triconemining.miner.BoardWrapper.run(BoardWrapper.java:73)
        at java.lang.Thread.run(Unknown Source)
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 20, 2012, 10:11:37 AM
 #655

I get different outputs every time i start tml:
Code:
Tricone Mining Logic, host software v1.0

   IF YOU EXPERIENCE HIGH ERROR RATES: try running just one ring at a
   time (e.g. use 'ztex:0:0.0' on command line instead of 'ztex:0').
   If each ring works error free on its own, but you get errors when
   running all three, it means your power supply is sagging.

             adding work source eclipsemc.com
             starting long poll thread
[FT2232         ] ←[35mfound new board urjtag:FT2232←[0m
[urjtag:FT2232:0] ←[35mfound new chip←[0m
[urjtag:FT2232:0] programming FPGA
             USERCODE before bitstream upload: 0xcafebabe
             USERCODE after bitstream upload: 0xcafebabe
[urjtag:FT2232:0]   done programming FPGA
[urjtag:FT2232:0] magic number check ok
[urjtag:FT2232:0] ←[35mchip is running bitstream version herbrand, built 5d6h57m
13s ago←[0m
[urjtag:FT2232:0] chip has 3 rings
[urjtag:FT2232:0]   measuring clock frequency at csg484.L22
[urjtag:FT2232:0]     measured input clock frequency at 0 Mhz
[urjtag:FT2232:0]   measuring clock frequency at fgg484.K20
[urjtag:FT2232:0]     measured input clock frequency at 0 Mhz
[urjtag:FT2232:0]   measuring clock frequency at fgg484.J1
←[1m←[31m0←[0m←[0m A:←[32m0←[0m R:←[33m0←[0m T:45s java.io.IOException: TML ackn
owledgement of read operation failed; expected=0x20 got=0xffffffef
        at com.triconemining.board.MiningChip.read(MiningChip.java:68)
        at com.triconemining.miner.ClockRateEstimator.estimateClockRate(ClockRat
eEstimator.java:27)
        at com.triconemining.miner.ChipWrapper.detectClockPin(ChipWrapper.java:3
27)
        at com.triconemining.miner.ChipWrapper.<init>(ChipWrapper.java:70)
        at com.triconemining.miner.BoardWrapper.getChip(BoardWrapper.java:49)
        at com.triconemining.miner.BoardWrapper.run_(BoardWrapper.java:98)
        at com.triconemining.miner.BoardWrapper.run(BoardWrapper.java:73)
        at java.lang.Thread.run(Unknown Source)

eb
eldentyrell
Donator
Legendary
*
Offline Offline

Activity: 966


felonious vagrancy, personified


View Profile WWW
July 20, 2012, 10:49:24 PM
 #656

Please don't cut-and-paste the ANSI codes.  It makes the logs very difficult to read.

I don't know what you mean, i posted the log i get in the windows cmd, i thought you need the complete log... Will delete these line now.

This:

←[1m

is an ANSI code.  On Linux (every terminal program I've ever seen) and Mac when you copy-and-paste from a terminal window it does not include that stuff.  If Windows doesn't work that way and you can't find a terminal program that acts normally, you can use -Dcolor_console=false to simply turn off the color.


            USERCODE before bitstream upload: 0x657f5ebe

WOW, caught it red-handed: your board is BROKEN.  That is supposed to be 0xcafebabe.  You are definitely, definitely, definitely getting corruption on your jtag lines.


java.io.IOException: TML acknowledgement of read operation failed; expected=0x435 got=0x0

Same story here.  If a few reads and writes succeed (like "magic number check ok"), and then you get one of these, it is 100% certain that you have signal integrity problems on the JTAG bus.

I am really sorry, but you have data corruption issues on your JTAG bus -- this is a hardware malfunction.  You really need to contact your board vendor and work this out with them.  The TML definitely isn't going to work properly if the data it sends to the chip is getting corrupted… not a lot I can do about that.

Sorry man, I know this isn't what you want to hear, but this is incontrovertible proof that the bits being sent into the JTAG bus are not the same bits coming out the other end.  And, unfortunately, there is nothing that can be done in software or in the bitstream to fix that.

The printing press heralded the end of the Dark Ages and made the Enlightenment possible, but it took another three centuries before any country managed to put freedom of the press beyond the reach of legislators.  So it may take a while before cryptocurrencies are free of the AML-NSA-KYC surveillance plague.
ebereon
Sr. Member
****
Offline Offline

Activity: 407


View Profile
July 20, 2012, 10:59:09 PM
 #657

Thanks for your reply.

I have 10 boards and i don't think every board is broken, more i think it's something with the array fpga.

Since enterpoint is not cooperating with you in an way we all wish, we can only wait for something to come out to get our boards (~500 in the world) hashing faster then 380MH/s with 4 fpgas...

Thanks anyway.

eb

PS: I have no colors in the cmd unter windows... only the ANSI codes i posted i see in the cmd.
Inspector 2211
Sr. Member
****
Offline Offline

Activity: 383



View Profile
July 21, 2012, 02:23:34 AM
 #658

"cafe babe" - wow.
Much better than
"dead beef", I think.
Keninishna
Hero Member
*****
Offline Offline

Activity: 551



View Profile WWW
July 21, 2012, 03:28:00 AM
 #659

Thanks for your reply.

I have 10 boards and i don't think every board is broken, more i think it's something with the array fpga.

Since enterpoint is not cooperating with you in an way we all wish, we can only wait for something to come out to get our boards (~500 in the world) hashing faster then 380MH/s with 4 fpgas...

Thanks anyway.

eb

PS: I have no colors in the cmd unter windows... only the ANSI codes i posted i see in the cmd.


Hey Eb, have you tried this with multiple boards and get the same style of errors? Maybe the enterpoint controller is unstable and we can ask them to address the issue.
spiccioli
Legendary
*
Offline Offline

Activity: 1376

nec sine labore


View Profile
July 21, 2012, 07:02:11 AM
 #660


            USERCODE before bitstream upload: 0x657f5ebe

WOW, caught it red-handed: your board is BROKEN.  That is supposed to be 0xcafebabe.  You are definitely, definitely, definitely getting corruption on your jtag lines.


eldentyrell,

if you look at this message

https://bitcointalk.org/index.php?topic=49971.msg1042538#msg1042538

and/or at messages 655/656 in this thread you'll see that the value is 0xcafebabe before and after.

Keep in mind that ebereon is not programming his FPGA using urjtag because this does not work, see

https://bitcointalk.org/index.php?topic=49971.msg1022796;topicseen#msg1022796

but using the xc3sprog utility http://xc3sprog.sourceforge.net/ to flash the FPGA and after this running java.

Maybe we should try to use a real jtag cable instead of urjtag through the usb cable.

spiccioli

Pages: « 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 [33] 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 »
  Print  
 
Jump to:  

Sponsored by , a Bitcoin-accepting VPN.
Powered by MySQL Powered by PHP Powered by SMF 1.1.19 | SMF © 2006-2009, Simple Machines Valid XHTML 1.0! Valid CSS!