Bitcoin Forum
December 02, 2016, 10:26:57 PM *
News: Latest stable version of Bitcoin Core: 0.13.1  [Torrent].
 
   Home   Help Search Donate Login Register  
Pages: « 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 [47] 48 49 »
  Print  
Author Topic: Official Open Source FPGA Bitcoin Miner (Last Update: April 14th, 2013)  (Read 402442 times)
vpereira
Jr. Member
*
Offline Offline

Activity: 52


View Profile
July 24, 2013, 09:11:13 AM
 #921

Hi,
actually I tried a new cable, and I'm still getting the same problem. Both cables are a chinese version like http://www.aliexpress.com/item/USB-Blaster-Rev-C-popular-version-CPLD-download-line-FPGA-download-cable/1125609978.html as operating system I'm using Linux (I was using ubuntu, now fedora), 64 bits.
Advertised sites are not endorsed by the Bitcoin Forum. They may be unsafe, untrustworthy, or illegal in your jurisdiction. Advertise here.
1480717617
Hero Member
*
Offline Offline

Posts: 1480717617

View Profile Personal Message (Offline)

Ignore
1480717617
Reply with quote  #2

1480717617
Report to moderator
1480717617
Hero Member
*
Offline Offline

Posts: 1480717617

View Profile Personal Message (Offline)

Ignore
1480717617
Reply with quote  #2

1480717617
Report to moderator
1480717617
Hero Member
*
Offline Offline

Posts: 1480717617

View Profile Personal Message (Offline)

Ignore
1480717617
Reply with quote  #2

1480717617
Report to moderator
kramble
Sr. Member
****
Offline Offline

Activity: 384



View Profile WWW
July 24, 2013, 09:34:25 AM
 #922

Hi,
actually I tried a new cable, and I'm still getting the same problem. Both cables are a chinese version like http://www.aliexpress.com/item/USB-Blaster-Rev-C-popular-version-CPLD-download-line-FPGA-download-cable/1125609978.html as operating system I'm using Linux (I was using ubuntu, now fedora), 64 bits.

OK, I that's a full USB-blaster jtag interface. I was thinking of the built-in interface on my DE0-Nano which just needs a standard USB to mini USB cable. Does your DE2-115 board not come with one built in? This seems to indicate that it should do, or do you have some custom board that uses a jtag header?

Github https://github.com/kramble BLC BkRaMaRkw3NeyzsZ2zUgXsNLogVVkQ1iPV
vpereira
Jr. Member
*
Offline Offline

Activity: 52


View Profile
July 24, 2013, 12:03:46 PM
 #923

Hi, that's not the DE-115 or even other official dev board.

In may/june I was able to get 4 of these http://www.taylorkillian.com/2013/04/using-fpga-of-eecolor-color3.html for $15/each. I just had time to unpack them, 3 weeks ago, then I ordered two cables (form different ebayers to avoid a problematic batch)..
kramble
Sr. Member
****
Offline Offline

Activity: 384



View Profile WWW
July 24, 2013, 12:24:00 PM
 #924

Hi, that's not the DE-115 or even other official dev board.

In may/june I was able to get 4 of these http://www.taylorkillian.com/2013/04/using-fpga-of-eecolor-color3.html for $15/each. I just had time to unpack them, 3 weeks ago, then I ordered two cables (form different ebayers to avoid a problematic batch)..


OK, I was just confused by the DE2_115_50MHash_20110601a.sof in your earlier post. Looking closer I can see its detected a EP3C40/EP4CE(30|40) which makes sense for that board (strangely enough I was reading that very article just yesterday!)

Its strange as quartus_stp is clearly reading the device ID off the scan chain, but not managing to successfully complete the programming. Perhaps its a noise or voltage level problem with the jtag header? I can see you've posted on Taylor Killian's blog, so meybe you'll get some help there.

Github https://github.com/kramble BLC BkRaMaRkw3NeyzsZ2zUgXsNLogVVkQ1iPV
vpereira
Jr. Member
*
Offline Offline

Activity: 52


View Profile
July 24, 2013, 12:41:13 PM
 #925

yes, I've got little confused. because the boards arrived without power source. I just read under the eecolor, that it requires 1A, 5V. I just got one with the same voltage and current. But reading the documentation, I've got the impression that it actually needs a 3.3V.. then it would explain this unexpected behavior. I would like to let it mine some other altcoin, like namecoins..
kramble
Sr. Member
****
Offline Offline

Activity: 384



View Profile WWW
July 24, 2013, 01:03:04 PM
 #926

yes, I've got little confused. because the boards arrived without power source. I just read under the eecolor, that it requires 1A, 5V. I just got one with the same voltage and current. But reading the documentation, I've got the impression that it actually needs a 3.3V.. then it would explain this unexpected behavior. I would like to let it mine some other altcoin, like namecoins..

This comment seems to suggest 5V (why would there be a 5V label on a board if it's PSU is only 3.3V?), but you're probably best waiting for a response from someone on the blog. The only other thing I can think of is multiple devices in the scan chain, but you say it programs OK from within Quartus, so that rules it out. Or maybe the linux drivers are buggy, can you try on a windows box? Anyway grasping at straws here, hope you get it working.

Shameless plug, you could mine litecoin at around 1kHash/sec https://github.com/kramble/FPGA-Litecoin-Miner  Grin

Github https://github.com/kramble BLC BkRaMaRkw3NeyzsZ2zUgXsNLogVVkQ1iPV
vpereira
Jr. Member
*
Offline Offline

Activity: 52


View Profile
July 24, 2013, 01:10:39 PM
 #927

haha actually pretty awesome that you managed to push scrypt to FPGA.. this line really caught my eyes "A Xilinx LX150 port for ngzhang's Icarus board is in development"

Windows is not discarded, but the logistic is hard (full disclosure: ask my wife to use her laptop, will end up in endless inquisition) but possible.

btw, I'm able to program it with Quartus, but I must after every action, to remove and insert back the usb cable. Like if I call two times jtagconfig, I get an answer but after that, a next jtagconfig will fail. To compile my code on Quartus. I must first search for a device, remove and insert USB and then ask to program the device.. then it works. With the test chain option happens the same..  anyway related to scrypt I sent you a PM that maybe would be great Smiley

kramble
Sr. Member
****
Offline Offline

Activity: 384



View Profile WWW
July 24, 2013, 01:16:27 PM
 #928

haha actually pretty awesome that you managed to push scrypt to FPGA.. this line really caught my eyes "A Xilinx LX150 port for ngzhang's Icarus board is in development"

Don't get too excited, its just a toy implementation really. I reckon for around 10kHash/sec on an LX150 (possibly a bit more once I get the salsa-mix properly pipelined and I can get the clock speed up a bit).

Github https://github.com/kramble BLC BkRaMaRkw3NeyzsZ2zUgXsNLogVVkQ1iPV
vpereira
Jr. Member
*
Offline Offline

Activity: 52


View Profile
July 24, 2013, 01:24:29 PM
 #929

sure, but it goes in the right direction Smiley
kramble
Sr. Member
****
Offline Offline

Activity: 384



View Profile WWW
July 24, 2013, 01:54:30 PM
 #930

Hi I've got a board with Altera  EP4CE40F23I7N, so 40K LE. With CONFIG_LOOP_LOG2 = 3, I was able to compile the code. But I see that there is a lot of free LE. It is just being used 61% of all LE. based on that scenario I have 3 questions:

1) How can I simulate/calculate how many mh/s does this boad?
2) I have to set the correct to PIN to my board. The vendor gave me a PIN table and I have to ajust the clock PIN. looking to the table, It looks to be the PIN under CLK_INPUT more specifically the  50M   PIN_AB11. Does it make sense? I've got this 50M to believe that it is a 50MHZ..
3) What should I look into to try to optimize the code? My goal would be to be able to compile with CONFIG_LOOP_LOG2 = 2 and be able to fit my code into the board..

thank you, awesome stuff Smiley

In case you're still looking for answers on this, I found Makomk's code (on his git repository, not fpgaminer's) to perform best on my DE0-Nano (EP4CE22 - 22K LE), I'm getting 35MHash/sec at 140MHz (it needs a PSU hack else you'll fry the board). My code is here with links to Makomk's original github (don't use mine as it uses a serial comms driver for my Raspberry PI GPIOs instead of the default JTAG one). You may be able to tweak CONFIG_LOOP_LOG2 to fit a larger core on, or perhaps multicore with a second smaller one.

Github https://github.com/kramble BLC BkRaMaRkw3NeyzsZ2zUgXsNLogVVkQ1iPV
vpereira
Jr. Member
*
Offline Offline

Activity: 52


View Profile
July 24, 2013, 02:04:45 PM
 #931

It's running and giving me 20 MH/s... I wanted to play with that, I did some optimization hinted by Quantus, but well it's mining Smiley
_dex_
Newbie
*
Offline Offline

Activity: 3


View Profile
July 24, 2013, 06:04:55 PM
 #932


Hello to all,

Just few questions...
Is there somebody with experience on spartan 6? How much dissipation is allowed with heat-sink and cooler?
Is there some hidden - non documented SYSMON on spartan 6 or any way to read temperature of substrate?  

B.R.
Dex
BTC-engineer
Sr. Member
****
Offline Offline

Activity: 338



View Profile
July 25, 2013, 11:38:44 AM
 #933

In the current Xilinx Xcell Journal: Issue 84 is an article about "Efficient Bitcoin Miner System Implemented on Zynq SoC" which is also mentioning this project.

The magazin can be downloaded here:
http://www.xilinx.com/publications/archives/xcell/Xcell84.pdf
goxed
Legendary
*
Offline Offline

Activity: 1568


Mining hardware dev and reviewer.


View Profile
July 25, 2013, 09:33:45 PM
 #934

In the current Xilinx Xcell Journal: Issue 84 is an article about "Efficient Bitcoin Miner System Implemented on Zynq SoC" which is also mentioning this project.

The magazin can be downloaded here:
http://www.xilinx.com/publications/archives/xcell/Xcell84.pdf

2 students + 2 professor to port already available code Wink

Looking to review Bitcoin / Crypto mining Hardware.
asjfdlksfd
Full Member
***
Offline Offline

Activity: 129


View Profile
July 28, 2013, 11:30:19 AM
 #935

In the current Xilinx Xcell Journal: Issue 84 is an article about "Efficient Bitcoin Miner System Implemented on Zynq SoC" which is also mentioning this project.

The magazin can be downloaded here:
http://www.xilinx.com/publications/archives/xcell/Xcell84.pdf
I read them, but I didn't really can find any rates for comparing.
Does anybody knows rate and power calculations?

Cheers...
kramble
Sr. Member
****
Offline Offline

Activity: 384



View Profile WWW
July 28, 2013, 11:59:14 AM
 #936

http://www.xilinx.com/publications/archives/xcell/Xcell84.pdf

I read them, but I didn't really can find any rates for comparing.
Does anybody knows rate and power calculations?

They didn't give them. Its a student project, and to give credit its a fair analysis and implementation, but useless for mining bitcoins. They did not specify which Spartan-6 development platform they were using (but it certainly wasn't an LX150), and their results were fairly pathetic (3.8MHash/sec, I've done better on an LX9!!). They then went on to try multiple cores (bitfury might be flattered, but its not the approach taken by our commercial LX150 mining boards), and finally a port to the Zedboard, which with 85KLE should have given them a performance in the 100s of MHash/sec, if they did it properly. But rather than giving the performance figures they rabbited on about the Cortex A9 cores and embedded linux.

TL;DR just ignore it. They did a bitcoin miner on a Zedboard. Good for them (nice student project). If you happen to have one lying around then you may want to repeat their work and port the open source miner, but don't expect much return. Or if you want a real challenge, write a scrypt litecoin miner. I've got some code on my github to start you off (shameless plug), then you might look at utilizing the board's SDRAM for additional performance.

PS For some unfathomable reason they decided to run bincoind on their Zedboard A9 linux cores (ie solo mining, WTF???). Maybe so they could back their claim of an "efficient and complete Bitcoin mining system", well IMHO its neither efficient nor complete (OK, no need for a pool if solo mining, but they are never going to mine a block). Who are they kidding (other than their professors Tongue )?

Github https://github.com/kramble BLC BkRaMaRkw3NeyzsZ2zUgXsNLogVVkQ1iPV
kingcoin
Sr. Member
****
Offline Offline

Activity: 262


View Profile
July 28, 2013, 01:25:43 PM
 #937

Seems like it was more an exercise in HLS rather than creating a more optimal implementation.
kramble
Sr. Member
****
Offline Offline

Activity: 384



View Profile WWW
July 28, 2013, 01:38:53 PM
 #938

Seems like it was more an exercise in HLS rather than creating a more optimal implementation.

High Level Synthesis? I had to look the acronym up, I rather liked Hysterical Laughter Syndrome myself Grin

I probably came over too critical. Its a student project after all, so I shouldn't be too hard on them. The entire issue of the magazine was pretty much devoted to the Zedboard (it is a Xlinx in house publication), and it takes more than just the mining core get get a working system running on one of those. Anyway I'm going to look up some more issues of the mag, should be some nice reading material to keep me occupied.

Github https://github.com/kramble BLC BkRaMaRkw3NeyzsZ2zUgXsNLogVVkQ1iPV
kingcoin
Sr. Member
****
Offline Offline

Activity: 262


View Profile
July 29, 2013, 05:56:31 AM
 #939

High Level Synthesis? I had to look the acronym up, I rather liked Hysterical Laughter Syndrome myself Grin

Yes. The code shown in the table uses C syntax. Not being a fan of C based synthesis I liked your definition better too  Cheesy
kingcoin
Sr. Member
****
Offline Offline

Activity: 262


View Profile
August 16, 2013, 10:13:19 PM
 #940

Did the student project include networking SW for mining on the embedded ARM CPU?
Pages: « 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 [47] 48 49 »
  Print  
 
Jump to:  

Sponsored by , a Bitcoin-accepting VPN.
Powered by MySQL Powered by PHP Powered by SMF 1.1.19 | SMF © 2006-2009, Simple Machines Valid XHTML 1.0! Valid CSS!