Official Open Source FPGA Bitcoin Miner (Last Update: April 14th, 2013)

[senseless]

I downloaded the latest Vivado IDE, and finally hammered out the code for my DSP48E1 miner.  It is now working happily on my KC705 devkit, which has a Kintex 7 on it.  I haven't pushed the clock rate up yet, so for now it's only running at 300MH/s.  Should be able to get between 400 and 450MH/s out of a fully pipelined DSP48E1 hashing core, depending on how close to the DSP48E1's max spec I can get on this speed grade (-2).  No accurate power measurements yet.  Back of the napkin says 11W, but that seems a bit high; probably a lot of static power usage.

The design is currently using 80% of the DSP48E1's on that chip, and about 25% of other resources.  My goal is to at least get 1GH/s out of this chip, ideally 2GH/s.  Regardless, even 400MH/s will beat the ole X6500's, which needed two chips to get 400MH/s


On a slightly related note, I released my FPGA-based vanitygen code today: https://bitcointalk.org/index.php?topic=152444.0.

EDIT: By the way, I'm pretty happy with the KC705 so far. Lots of great bells and whistles to play with, and most importantly ... they included long USB cables. I can't tell you how many times I get developer-grade equipment with dinky pig-tail USB cables.  Beyond that, the kit comes with an on-board USB-UART bridge, on-board USB-JTAG, and a heatsink-fan combo for the Kintex 7 which I will be sure to cook breakfast on.

Would you mind posting what you have in the git tree? I'm going to be getting a KC705 and a AC701. The A7 200K has nearly as many DSPs as the K7 325K. I'll be sure to let you know of any optimizations I find. I'm starting to think that the A7 200K will be the most cost effective of the latest gen xilinx chips.

[fpgaminer]

Would you mind posting what you have in the git tree?

Sure.  I want to finish the UART comm and then I'll make a push.  I'm quite interested to see how the Artix chips work out.

Compile and test for 400MH/s just finished.  KC705 officially beats the X6500.  Quad boards, you're next.

[kingcoin]

I'm quite interested to see how the Artix chips work out.

I gave the files in the rtl directory (I don't know which of the project directories contains the best performing hashing core) a run through vivado and got 59790 slice LUT's (94%) and -1.558ns setup violation on a 5ns clock (roughly 150MHz) in a  xq7a100tfg484-2I device. I have no clue as how much this chip cost though...

[senseless]

I'm quite interested to see how the Artix chips work out.

I gave the files in the rtl directory (I don't know which of the project directories contains the best performing hashing core) a run through vivado and got 59790 slice LUT's (94%) and -1.558ns setup violation on a 5ns clock (roughly 150MHz) in a  xq7a100tfg484-2I device. I have no clue as how much this chip cost though...

The chip in question is the xq7a200. Try the dual core design. Also, you should be able to fit 1 core into DSP slices.

[kingcoin]

Would you mind posting what you have in the git tree?

Compile and test for 400MH/s just finished.  KC705 officially beats the X6500.  Quad boards, you're next.

Is that a single hashing core?

[Epicblood]

Would this miner work on the Xilinx Virtex-7 dev/eval kit?

[kingcoin]

The chip in question is the xq7a200. Try the dual core design. Also, you should be able to fit 1 core into DSP slices.

Is that the device on the Artix eval board?

[senseless]

The chip in question is the xq7a200. Try the dual core design. Also, you should be able to fit 1 core into DSP slices.

Is that the device on the Artix eval board?

Sorry not XQ, but XC.

XC7A200T

http://www.xilinx.com/products/boards-and-kits/EK-A7-AC701-G.htm

[fpgaminer]

Is that a single hashing core?

Yes, a single, fully pipelined DSP48E1 core.

[kingcoin]

Is that a single hashing core?

Yes, a single, fully pipelined DSP48E1 core.

Impressive!

[kingcoin]

Sorry not XQ, but XC.

XC7A200T

Do you know how much the FPGA itself cost?

[kingcoin]

$110/120 @ 1k according to a different thread  https://bitcointalk.org/index.php?topic=176239.msg1835653#msg1835653

[kingcoin]

Would you mind posting what you have in the git tree?

Sure.  I want to finish the UART comm and then I'll make a push.  I'm quite interested to see how the Artix chips work out.

Did you push it (or intend to push it) into the current tree at git://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner.git ?

[Reggie0]

The chip in question is the xq7a200. Try the dual core design. Also, you should be able to fit 1 core into DSP slices.

Is that the device on the Artix eval board?

Sorry not XQ, but XC.

XC7A200T

http://www.xilinx.com/products/boards-and-kits/EK-A7-AC701-G.htm

-3 speed grade?

[senseless]

-3 speed grade?

Whatever the highest speed grade available is I would assume. I haven't asked what the speed grade of the kit was.

[Reggie0]

-3 speed grade?

Whatever the highest speed grade available is I would assume. I haven't asked what the speed grade of the kit was.

OK, i've checked the link. It is assembled with -2 speedgrade. "AC701 evaluation board featuring the XC7A200T-2FBG676C FPGA"

[fpgaminer]

I have just pushed the experimental KC705 code to the repo.  Here is the project.  This is a DSP48E1 based design, and I have compiled and run it at 400MH/s.  Included with this new design is a UART interface, instead of JTAG, since the KC705 kit has an on-board USB-UART bridge.  See the README for more information on how to use the UART interface.  As an additional surprise, this code includes support for the Kintex's on-die temperature sensor.  Temperature readings are reported over UART, allowing external software to monitor the chip.  In the future I will add automatic shutdown on over-temp conditions.

Let me know if you run into any difficulty getting the project to compile with Vivado 2013.1 (or later).  I have never distributed a Vivado project before.  As usual, you will need an appropriate Xilinx license to compile the design.

[fpgaminer]

Quick Note: I'm trying to move over to my fpgaminer github account.  The links in the OP should have been updated, but there are also a lot of people still following the older repo.  I will continue to push updates to both repos for awhile, but expect https://github.com/fpgaminer/Open-Source-FPGA-Bitcoin-Miner to receive the majority of my attention.

[iidx]

Looks good!  I tried to do the same thing on a V6 LX130T (use almost all DSPs and pipeline the rest of the LUT adders), but there aren't enough registers in that device for tx_w and tx_state delays .  so many 512 and 256 bit registers...

BTW, what does Xpower report for that design at 400 MHz?

[fpgaminer]

BTW, what does Xpower report for that design at 400 MHz?

Vivado said ~8-9W, but I don't have it set up with the right information for it to make an accurate measurement.  Using my Kill-a-Watt I estimate about 15W.

I hacked support into MPBM for this new firmware, and she's happily mining away now.  Die temperature is 62C using just the stock cooling on the KC705.